JPS59128851A - デ−タ解読装置 - Google Patents

デ−タ解読装置

Info

Publication number
JPS59128851A
JPS59128851A JP450683A JP450683A JPS59128851A JP S59128851 A JPS59128851 A JP S59128851A JP 450683 A JP450683 A JP 450683A JP 450683 A JP450683 A JP 450683A JP S59128851 A JPS59128851 A JP S59128851A
Authority
JP
Japan
Prior art keywords
signal
binary data
parallel
output
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP450683A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6354252B2 (enrdf_load_stackoverflow
Inventor
Shinji Matsumoto
信二 松本
Shigeto Suzuki
茂人 鈴木
Minoru Nakamura
中村 穰
Masaru Hashirano
柱野 勝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP450683A priority Critical patent/JPS59128851A/ja
Publication of JPS59128851A publication Critical patent/JPS59128851A/ja
Publication of JPS6354252B2 publication Critical patent/JPS6354252B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP450683A 1983-01-14 1983-01-14 デ−タ解読装置 Granted JPS59128851A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP450683A JPS59128851A (ja) 1983-01-14 1983-01-14 デ−タ解読装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP450683A JPS59128851A (ja) 1983-01-14 1983-01-14 デ−タ解読装置

Publications (2)

Publication Number Publication Date
JPS59128851A true JPS59128851A (ja) 1984-07-25
JPS6354252B2 JPS6354252B2 (enrdf_load_stackoverflow) 1988-10-27

Family

ID=11585934

Family Applications (1)

Application Number Title Priority Date Filing Date
JP450683A Granted JPS59128851A (ja) 1983-01-14 1983-01-14 デ−タ解読装置

Country Status (1)

Country Link
JP (1) JPS59128851A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6354252B2 (enrdf_load_stackoverflow) 1988-10-27

Similar Documents

Publication Publication Date Title
US6937683B1 (en) Compact digital timing recovery circuits, devices, systems and processes
JPS62188446A (ja) 同期検出回路及び方法
US4745626A (en) Decoder
JPS59128851A (ja) デ−タ解読装置
US7643594B2 (en) Method for extracting clock in clock data recovery system
JPS642306B2 (enrdf_load_stackoverflow)
RU2024966C1 (ru) Устройство для определения начала блока данных во внешней памяти
JPH10135838A (ja) Cmi/nrz変換回路
JPS5853257A (ja) デイジタルデ−タ受信回路
JP2506407B2 (ja) クロック同期式デ―タ伝送方式
RU2251143C1 (ru) Способ сложения чисел в коде "1 из 4" и сумматор в этом коде
JP3334466B2 (ja) パラレル/シリアル変換回路
SU1005059A1 (ru) Мажоритарное декодирующее устройство
SU1080132A1 (ru) Устройство дл ввода информации
JP3341556B2 (ja) シリアル/パラレル変換回路
JPH0339424B2 (enrdf_load_stackoverflow)
JPS5866445A (ja) 信号照合回路
JPH0124386B2 (enrdf_load_stackoverflow)
JPS6354251B2 (enrdf_load_stackoverflow)
JPH0338786B2 (enrdf_load_stackoverflow)
JPS58182352A (ja) デジタルデ−タ受信回路
SU1073769A1 (ru) Цифровой амплитудный дискриминатор
IE47297B1 (en) Binary data transmission method and corresponding decoding devices
SU1464294A1 (ru) Устройство Нисневича дл контрол двоичной информации
RU2451323C1 (ru) Устройство для вывода информации