JPS59128851A - デ−タ解読装置 - Google Patents

デ−タ解読装置

Info

Publication number
JPS59128851A
JPS59128851A JP58004506A JP450683A JPS59128851A JP S59128851 A JPS59128851 A JP S59128851A JP 58004506 A JP58004506 A JP 58004506A JP 450683 A JP450683 A JP 450683A JP S59128851 A JPS59128851 A JP S59128851A
Authority
JP
Japan
Prior art keywords
signal
binary data
data
output
parallel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58004506A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6354252B2 (enrdf_load_stackoverflow
Inventor
Shinji Matsumoto
信二 松本
Shigeto Suzuki
茂人 鈴木
Minoru Nakamura
中村　穰
Masaru Hashirano
柱野　勝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58004506A priority Critical patent/JPS59128851A/ja
Publication of JPS59128851A publication Critical patent/JPS59128851A/ja
Publication of JPS6354252B2 publication Critical patent/JPS6354252B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP58004506A 1983-01-14 1983-01-14 デ−タ解読装置 Granted JPS59128851A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58004506A JPS59128851A (ja) 1983-01-14 1983-01-14 デ−タ解読装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58004506A JPS59128851A (ja) 1983-01-14 1983-01-14 デ−タ解読装置

Publications (2)

Publication Number Publication Date
JPS59128851A true JPS59128851A (ja) 1984-07-25
JPS6354252B2 JPS6354252B2 (enrdf_load_stackoverflow) 1988-10-27

Family

ID=11585934

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58004506A Granted JPS59128851A (ja) 1983-01-14 1983-01-14 デ−タ解読装置

Country Status (1)

Country Link
JP (1) JPS59128851A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6354252B2 (enrdf_load_stackoverflow) 1988-10-27

Similar Documents

Publication Publication Date Title
JPS62188446A (ja) 同期検出回路及び方法
JPS5923647A (ja) 直列デ−タ信号の変換方法および変換回路
JPS59128851A (ja) デ−タ解読装置
US7643594B2 (en) Method for extracting clock in clock data recovery system
JPS5853257A (ja) デイジタルデ−タ受信回路
RU2024966C1 (ru) Устройство для определения начала блока данных во внешней памяти
JP2506407B2 (ja) クロック同期式デ―タ伝送方式
JPS642306B2 (enrdf_load_stackoverflow)
JPH10135838A (ja) Ｃｍｉ／ｎｒｚ変換回路
JP3334466B2 (ja) パラレル／シリアル変換回路
JP3341556B2 (ja) シリアル／パラレル変換回路
JPS59101928A (ja) デ−タ解読装置
JPH0338786B2 (enrdf_load_stackoverflow)
JPS5866445A (ja) 信号照合回路
JPH0339424B2 (enrdf_load_stackoverflow)
SU1464294A1 (ru) Устройство Нисневича дл контрол двоичной информации
SU656107A2 (ru) Устройство сдвига цифровой информации
JPH067385Y2 (ja) インタ−フェ−ス回路
SU1182534A1 (ru) Устройство для сопряжения процессора с внешними абонентами
JPS58182352A (ja) デジタルデ−タ受信回路
JPS619057A (ja) ゼロ插入回路
JPS63279619A (ja) 半導体回路
JPS61275952A (ja) デ−タ出力回路
JPS6288435A (ja) パリテイチエツク回路
JPH0332930B2 (enrdf_load_stackoverflow)