JPH0339424B2 - - Google Patents

Info

Publication number
JPH0339424B2
JPH0339424B2 JP59102139A JP10213984A JPH0339424B2 JP H0339424 B2 JPH0339424 B2 JP H0339424B2 JP 59102139 A JP59102139 A JP 59102139A JP 10213984 A JP10213984 A JP 10213984A JP H0339424 B2 JPH0339424 B2 JP H0339424B2
Authority
JP
Japan
Prior art keywords
signal
binary data
serial
bits
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59102139A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60246156A (ja
Inventor
Shinji Matsumoto
Masaru Hashirano
Shigeto Suzuki
Koji Oka
Toshihiko Sakai
Fumihisa Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP59102139A priority Critical patent/JPS60246156A/ja
Publication of JPS60246156A publication Critical patent/JPS60246156A/ja
Publication of JPH0339424B2 publication Critical patent/JPH0339424B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/16—Conversion to or from representation by pulses the pulses having three levels

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Dc Digital Transmission (AREA)
  • Communication Control (AREA)
JP59102139A 1984-05-21 1984-05-21 デ−タ解読装置 Granted JPS60246156A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59102139A JPS60246156A (ja) 1984-05-21 1984-05-21 デ−タ解読装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59102139A JPS60246156A (ja) 1984-05-21 1984-05-21 デ−タ解読装置

Publications (2)

Publication Number Publication Date
JPS60246156A JPS60246156A (ja) 1985-12-05
JPH0339424B2 true JPH0339424B2 (enrdf_load_stackoverflow) 1991-06-13

Family

ID=14319431

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59102139A Granted JPS60246156A (ja) 1984-05-21 1984-05-21 デ−タ解読装置

Country Status (1)

Country Link
JP (1) JPS60246156A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS60246156A (ja) 1985-12-05

Similar Documents

Publication Publication Date Title
JPH02141972A (ja) デジタルデータの同期検出のための方法及び装置
US3772680A (en) Digital transmission channel monitoring system
JP3080341B2 (ja) データ一致検出回路
JPH0775343B2 (ja) 同期検出回路及び方法
EP0265080B1 (en) Device for detecting bit phase difference
US4481648A (en) Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks
US4658399A (en) Circuit arrangement designed to pick up the error rate in numerical transmission systems
JPH0339424B2 (enrdf_load_stackoverflow)
US5113187A (en) CMI encoder circuit
GB2032228A (en) DC free encoding for data transmission
US6049571A (en) Encoding circuit with a function of zero continuous-suppression in a data transmission system
KR900006016Y1 (ko) 데이터 직렬전송시의 잡음제거 회로
RU2024966C1 (ru) Устройство для определения начала блока данных во внешней памяти
JP3697809B2 (ja) 信号検出回路
JP2506407B2 (ja) クロック同期式デ―タ伝送方式
SU1080132A1 (ru) Устройство дл ввода информации
JP3225824B2 (ja) Ｎパラレル連続カウント判別回路
JPS5853257A (ja) デイジタルデ−タ受信回路
JPH0124386B2 (enrdf_load_stackoverflow)
JPS61107835A (ja) コントロ−ル信号抽出回路
RU1789993C (ru) Устройство дл редактировани элементов таблиц
SU1363224A1 (ru) Устройство дл сопр жени вычислительной машины с каналами св зи
SU1392571A1 (ru) Устройство дл сопр жени вычислительной машины с телеграфными каналами св зи
SU1464294A1 (ru) Устройство Нисневича дл контрол двоичной информации
JPS58182352A (ja) デジタルデ−タ受信回路