JPS6353578B2 - - Google Patents

Info

Publication number
JPS6353578B2
JPS6353578B2 JP57004991A JP499182A JPS6353578B2 JP S6353578 B2 JPS6353578 B2 JP S6353578B2 JP 57004991 A JP57004991 A JP 57004991A JP 499182 A JP499182 A JP 499182A JP S6353578 B2 JPS6353578 B2 JP S6353578B2
Authority
JP
Japan
Prior art keywords
address
data
data memory
output
common bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57004991A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58123148A (ja
Inventor
Tadashi Okamoto
Kazuhiko Shimoyama
Mitsuo Takakura
Noboru Azusazawa
Osao Yoshida
Takakazu Sakurai
Susumu Kitani
Yutaka Saito
Juji Kikuchi
Yoshihiro Uekane
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57004991A priority Critical patent/JPS58123148A/ja
Priority to EP19820109102 priority patent/EP0076494B1/en
Priority to DE8282109102T priority patent/DE3278949D1/de
Priority to BR8205828A priority patent/BR8205828A/pt
Publication of JPS58123148A publication Critical patent/JPS58123148A/ja
Publication of JPS6353578B2 publication Critical patent/JPS6353578B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Small-Scale Networks (AREA)
JP57004991A 1981-10-07 1982-01-18 デ−タ伝送システム Granted JPS58123148A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP57004991A JPS58123148A (ja) 1982-01-18 1982-01-18 デ−タ伝送システム
EP19820109102 EP0076494B1 (en) 1981-10-07 1982-10-01 Data transmission bus system for a plurality of processors
DE8282109102T DE3278949D1 (en) 1981-10-07 1982-10-01 Data transmission bus system for a plurality of processors
BR8205828A BR8205828A (pt) 1981-10-07 1982-10-05 Sistema de transmissao de dados

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57004991A JPS58123148A (ja) 1982-01-18 1982-01-18 デ−タ伝送システム

Publications (2)

Publication Number Publication Date
JPS58123148A JPS58123148A (ja) 1983-07-22
JPS6353578B2 true JPS6353578B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-10-24

Family

ID=11599069

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57004991A Granted JPS58123148A (ja) 1981-10-07 1982-01-18 デ−タ伝送システム

Country Status (1)

Country Link
JP (1) JPS58123148A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01114902A (ja) * 1987-10-29 1989-05-08 Hitachi Ltd プロセス制御システム
JP2011140859A (ja) * 2009-12-11 2011-07-21 Kawase Komuten:Kk 作業用足場装置及び躯体作業方法並びに躯体仮設構台提供方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5660930A (en) * 1979-10-24 1981-05-26 Fujitsu Ltd Data transfer system
JPS6049951B2 (ja) * 1981-01-28 1985-11-06 日本電気株式会社 一斉指示信号送出回路
GB2112186B (en) * 1981-12-22 1985-09-11 Intersil Inc Improved distributed processing system

Also Published As

Publication number Publication date
JPS58123148A (ja) 1983-07-22

Similar Documents

Publication Publication Date Title
US5088023A (en) Integrated circuit having processor coupled by common bus to programmable read only memory for processor operation and processor uncoupled from common bus when programming read only memory from external device
WO1992005490A1 (en) Exclusive control method for shared memory
US4467454A (en) High-speed external memory system
JP2003271574A (ja) 共有メモリ型マルチプロセッサシステムにおけるデータ通信方法
JPS6353578B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2556268B2 (ja) プログラムダウンロード方式
US4807119A (en) Memory address mapping mechanism
JP3840028B2 (ja) 制御システム
JPS599767A (ja) マルチプロセツサ装置
JPH0227696B2 (ja) Johoshorisochi
JPH0586582B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6239792B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH11120157A (ja) 並列コンピュータシステム内の高速通信のための方法及びこの方法によって操作される並列コンピュータシステム
JPH0245208B2 (ja) Basuketsugoshisutemunodeetatensoseigyohoshiki
JP2705955B2 (ja) 並列情報処理装置
JPH1145209A (ja) プログラム転送システム
JP2847729B2 (ja) 情報処理装置
JPS5844426Y2 (ja) プロセッサ間情報転送装置
JP3317819B2 (ja) シングルポートｒａｍの２ポートアクセスの制御方式
JP2754692B2 (ja) データ処理装置
JPH05342182A (ja) 分散処理システム
JPS593776B2 (ja) マルチマイクロプロセツサ・システムにおける交信方法
JPS62251829A (ja) シンボリツク処理システムおよび方法
JPS59144965A (ja) アドレス制御装置
JPH05303545A (ja) データ転送装置