JPS6352494B2 - - Google Patents
Info
- Publication number
- JPS6352494B2 JPS6352494B2 JP54145105A JP14510579A JPS6352494B2 JP S6352494 B2 JPS6352494 B2 JP S6352494B2 JP 54145105 A JP54145105 A JP 54145105A JP 14510579 A JP14510579 A JP 14510579A JP S6352494 B2 JPS6352494 B2 JP S6352494B2
- Authority
- JP
- Japan
- Prior art keywords
- gate
- flip
- cnt
- counter
- sht
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/54—Ring counters, i.e. feedback shift register counters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
Landscapes
- Shift Register Type Memory (AREA)
- Logic Circuits (AREA)
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14510579A JPS5668033A (en) | 1979-11-09 | 1979-11-09 | Logic circuit |
| EP80303960A EP0031638B1 (en) | 1979-11-09 | 1980-11-06 | A logic circuit |
| DE8080303960T DE3069375D1 (en) | 1979-11-09 | 1980-11-06 | A logic circuit |
| IE2315/80A IE50879B1 (en) | 1979-11-09 | 1980-11-07 | A logic circuit |
| CA000364282A CA1176319A (en) | 1979-11-09 | 1980-11-07 | Logic circuit |
| US06/204,928 US4396829A (en) | 1979-11-09 | 1980-11-07 | Logic circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14510579A JPS5668033A (en) | 1979-11-09 | 1979-11-09 | Logic circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5668033A JPS5668033A (en) | 1981-06-08 |
| JPS6352494B2 true JPS6352494B2 (enExample) | 1988-10-19 |
Family
ID=15377484
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14510579A Granted JPS5668033A (en) | 1979-11-09 | 1979-11-09 | Logic circuit |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US4396829A (enExample) |
| EP (1) | EP0031638B1 (enExample) |
| JP (1) | JPS5668033A (enExample) |
| CA (1) | CA1176319A (enExample) |
| DE (1) | DE3069375D1 (enExample) |
| IE (1) | IE50879B1 (enExample) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4477918A (en) * | 1981-10-13 | 1984-10-16 | Rca Corporation | Multiple synchronous counters with ripple read |
| US4775990A (en) * | 1984-01-18 | 1988-10-04 | Sharp Kabushiki Kaisha | Serial-to-parallel converter |
| US4592367A (en) * | 1984-02-21 | 1986-06-03 | Mieczyslaw Mirowski | Apparatus and method for digital rate averaging |
| US4686691A (en) * | 1984-12-04 | 1987-08-11 | Burroughs Corporation | Multi-purpose register for data and control paths having different path widths |
| JPS61253918A (ja) * | 1985-05-02 | 1986-11-11 | Fujitsu Ltd | 論理回路 |
| DE3750717D1 (de) * | 1986-09-02 | 1994-12-08 | Siemens Ag | Sukzessives Approximations-Register. |
| JP2852049B2 (ja) * | 1987-05-06 | 1999-01-27 | 日本電気アイシーマイコンシステム株式会社 | シリアル列選択回路 |
| US5008905A (en) * | 1988-06-20 | 1991-04-16 | Hughes Aircraft Company | Universal shift register employing a matrix of transmission gates |
| US5377248A (en) * | 1988-11-29 | 1994-12-27 | Brooks; David R. | Successive-approximation register |
| US5125011A (en) * | 1990-02-13 | 1992-06-23 | Chips & Technologies, Inc. | Apparatus for masking data bits |
| FR2811830B1 (fr) * | 2000-07-13 | 2004-10-29 | St Microelectronics Sa | Circuit multifonctions |
| JP5027435B2 (ja) * | 2006-03-31 | 2012-09-19 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
| US8576979B2 (en) * | 2011-10-11 | 2013-11-05 | Omnivision Technologies, Inc. | Arithmetic counter circuit, configuration and application for high performance CMOS image sensors |
| US8983023B2 (en) * | 2013-07-04 | 2015-03-17 | Freescale Semiconductor, Inc. | Digital self-gated binary counter |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3146345A (en) * | 1961-02-03 | 1964-08-25 | Cutler Hammer Inc | Count-shift register |
| US3374339A (en) * | 1964-12-17 | 1968-03-19 | James E. Webb | Counter and shift-register |
| JPS5222505B2 (enExample) * | 1973-02-09 | 1977-06-17 | ||
| US3978413A (en) * | 1975-02-07 | 1976-08-31 | Hewlett-Packard Company | Modulus counter circuit utilizing serial access |
-
1979
- 1979-11-09 JP JP14510579A patent/JPS5668033A/ja active Granted
-
1980
- 1980-11-06 EP EP80303960A patent/EP0031638B1/en not_active Expired
- 1980-11-06 DE DE8080303960T patent/DE3069375D1/de not_active Expired
- 1980-11-07 CA CA000364282A patent/CA1176319A/en not_active Expired
- 1980-11-07 IE IE2315/80A patent/IE50879B1/en unknown
- 1980-11-07 US US06/204,928 patent/US4396829A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP0031638B1 (en) | 1984-10-03 |
| EP0031638A3 (en) | 1981-10-21 |
| JPS5668033A (en) | 1981-06-08 |
| IE50879B1 (en) | 1986-08-06 |
| DE3069375D1 (en) | 1984-11-08 |
| CA1176319A (en) | 1984-10-16 |
| US4396829A (en) | 1983-08-02 |
| EP0031638A2 (en) | 1981-07-08 |
| IE802315L (en) | 1981-05-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6352494B2 (enExample) | ||
| US4611337A (en) | Minimal logic synchronous up/down counter implementations for CMOS | |
| US3932734A (en) | Binary parallel adder employing high speed gating circuitry | |
| EP0404127B1 (en) | Signal generator | |
| JPS60116034A (ja) | 加算回路 | |
| US5646555A (en) | Pipeline structure using positive edge and negative edge flip-flops to decrease the size of a logic block | |
| US3564225A (en) | Serial binary coded decimal converter | |
| JP3489178B2 (ja) | 同期式カウンタ | |
| JP2557954B2 (ja) | プリセッタブルカウンタ | |
| Lin | Shift switching and novel arithmetic schemes | |
| JP2643470B2 (ja) | 同期カウンタ | |
| IL118203A (en) | Precision time of day counting system | |
| JP2517897B2 (ja) | 同期式2進カウンタ | |
| US3862401A (en) | Multi-phase pulse counter | |
| JPS6087517A (ja) | 可変遅延回路 | |
| JPH03228297A (ja) | シフトレジスタ回路 | |
| KR0153962B1 (ko) | 피드백 시프트 레지스터 | |
| JP4106842B2 (ja) | カウンタ、リングカウンタ、ブーメランカウンタ | |
| JP2533946B2 (ja) | 集積回路 | |
| JPS6025839B2 (ja) | 可逆シフトレジスタ | |
| JPS5837730B2 (ja) | カウンタカイロ | |
| JPH0683066B2 (ja) | カウンタ回路 | |
| UA128661C2 (uk) | Обчислювач для множення та додавання n-розрядних чисел | |
| JPH02201538A (ja) | カウンタ | |
| JPH03150630A (ja) | ルックアヘッド・キャリー生成回路 |