JPS6350863B2 - - Google Patents

Info

Publication number
JPS6350863B2
JPS6350863B2 JP58115549A JP11554983A JPS6350863B2 JP S6350863 B2 JPS6350863 B2 JP S6350863B2 JP 58115549 A JP58115549 A JP 58115549A JP 11554983 A JP11554983 A JP 11554983A JP S6350863 B2 JPS6350863 B2 JP S6350863B2
Authority
JP
Japan
Prior art keywords
heat radiation
resin
radiation plate
heat sink
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58115549A
Other languages
English (en)
Other versions
JPS607750A (ja
Inventor
Mikio Hatakeyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58115549A priority Critical patent/JPS607750A/ja
Publication of JPS607750A publication Critical patent/JPS607750A/ja
Publication of JPS6350863B2 publication Critical patent/JPS6350863B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

【発明の詳細な説明】 本発明は放熱板の裏面をも成型樹脂でおおつた
絶縁型半導体装置にかかるものである。
樹脂封止型半導体装置において、放熱板裏面を
樹脂によりおおい、装置を冷却フインに実装した
時に装置の放熱板裏面と冷却フインとの間に絶縁
板を入れることなく相互間の絶縁を行なうことが
できる絶縁型半導体装置がある。いわゆる絶縁型
半導体装置と呼ばれるもので、第１図にこの方式
による従来の樹脂封止型半導体装置の例を示す。
放熱板１は外部リード２のうち１本の２′と連続
しており、素子ペレツト３は放熱板１にろう付さ
れており、素子ペレツト３と外部リード２とは金
属細線４で接続されている。外部リード２，２′
を除く全体は放熱板１の裏面も含めて樹脂７でモ
ールドされている。
この形の素子の組立は大むね以下の手順により
行なわれる。
先ず放熱板１に半導体ペレツト３を半田により
ろう付する。次に半導体ペレツト３の電極と外部
リード端子２との間をAlあるいはAuの細線４に
より配線する。次に放熱板１に付いているつなぎ
部５を用いて成形金型内に位置決めして入れて外
部リード端子２，２′を除く全体を樹脂封止する。
次に、互いにつながつている放熱板１をつなぎ部
５で切りはなして個々の半導体装置に分ける。
これらの工程において樹脂封止を行なう工程で
は成形金型内で放熱板１を浮かせて放熱板裏面の
樹脂厚ｔを出来るだけ正確に保つ必要がある。一
方樹脂厚をあつくすると半導体ペレツトから冷却
フインへの放熱効果は悪くなり半導体装置の許容
損失は低下する。従つてより大きな許容損失を得
るには樹脂厚ｔをできるだけ薄くする必要があ
る。ところが従来構造の樹脂封止型半導体装置で
は成形時の放熱板１の位置決めは放熱板１の先端
のつなぎ部５と外部リード２の根元とにより行な
う。ところが外部リードの根元の高さｈはリード
フレームの製造上曲げ加工によるため、その精度
は出しづらく、±0.05程度である。従つて、特に
外部リード２の根元での位置精度が悪く、従来構
造においては樹脂厚ｔは0.3mmに設計するとその
バラツキは0.25〜0.35mmとなり放熱特性のバラツ
キが大きい。
本発明の目的は上記の欠点をなくし、放熱板下
面の樹脂厚のバラツキが少く放熱特性の良好な絶
縁型半導体装置を得ることにある。
本発明によれば、放熱板に少くとも４カ所の突
起部を有し、この突起部を用いてモールド金型内
での放熱板の位置決めを可能とした絶縁型半導体
装置を得る。
次に、図面を参照して本発明をより詳細に説明
する。
第２図に本発明の樹脂封止型半導体装置の一実
施例を示す。放熱板１は４カ所に突起部５，６を
有し、樹脂成形時にモールド金型内で放熱板１を
突起部５と６の部分により位置決めする。この
時、放熱板１下面と突起部６下面との位置寸法ｉ
の精度はリードフレームの加工時のプレス精度に
よつており、たかだか±0.01mm程度である。この
ようにして樹脂７で半導体素子ペレツト３、金属
細線４および放熱板１の表裏全面をおおうと放熱
板１の下の樹脂厚のバラツキは0.25〜0.27mmとな
り放熱特性のバラツキは少ない。この放熱板１の
下の樹脂７の厚さはそのバラツキが少いことによ
つて、さらに薄くすることも可能である。
第３図に本発明に用いるリードフレームの形状
の一例を示す。放熱板１はＡ及びＢでつながつて
おり、樹脂成形後にリード２を切断する時につな
ぎ部ＡとＢとを切りはなす。但し、リードフレー
ム段階でＡとＢとは必らずしもつながつていなく
ても良い。位置決めするのに必要な長さのみであ
れば良い。
【図面の簡単な説明】
第１図Ａ，Ｂは従来の半導体装置の断面図およ
び平面図である。第２図Ａ，Ｂは本発明の一実施
例による半導体装置の断面図および平面図であ
る。第３図は本発明の半導体装置に用いるリード
フレームの例を示す部分平面図である。 １……放熱板、２，２′……外部リード、３…
…半導体素子ペレツト、４……金属細線、５，６
……突起部、７……樹脂。

Claims (1)

    【特許請求の範囲】
  1. １ 半導体ペレツトが載置される放熱板と、前記
    放熱板の一端に連なる外部リードと、前記半導体
    ペレツト、前記放熱板及び前記外部リードの前記
    放熱板側の部分を覆う成形用樹脂とを有する絶縁
    型半導体装置において、前記放熱板の高さ方向を
    位置決めする突起部を前記放熱板の前記一端及び
    前記一端とは反対側の他端の前記外部リード導出
    方向の両側にそれぞれ２本ずつそなえており、前
    記４つの突起部により樹脂成形時に前記放熱板が
    位置決めされることを特徴とする絶縁型半導体装
    置。
JP58115549A 1983-06-27 1983-06-27 絶縁型半導体装置 Granted JPS607750A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58115549A JPS607750A (ja) 1983-06-27 1983-06-27 絶縁型半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58115549A JPS607750A (ja) 1983-06-27 1983-06-27 絶縁型半導体装置

Publications (2)

Publication Number Publication Date
JPS607750A JPS607750A (ja) 1985-01-16
JPS6350863B2 true JPS6350863B2 (ja) 1988-10-12

Family

ID=14665286

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58115549A Granted JPS607750A (ja) 1983-06-27 1983-06-27 絶縁型半導体装置

Country Status (1)

Country Link
JP (1) JPS607750A (ja)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59130449A (ja) * 1983-01-17 1984-07-27 Nec Corp 絶縁型半導体素子用リードフレーム
JPS6269839A (ja) * 1986-06-20 1987-03-31 中塚　善造 両面模様経箔糸原反
JPS6269840A (ja) * 1986-06-20 1987-03-31 中塚　善造 両面模様経箔糸の製造法

Also Published As

Publication number Publication date
JPS607750A (ja) 1985-01-16

Similar Documents

Publication Publication Date Title
US5902959A (en) Lead frame with waffled front and rear surfaces
JPS6220705B2 (ja)
US4503452A (en) Plastic encapsulated semiconductor device and method for manufacturing the same
KR19980032479A (ko) 표면 설치 to-220 패키지 및 그의 제조 공정
JPH11191561A (ja) 半導体装置の製造方法
JPS63258050A (ja) 半導体装置
JPH0527261B2 (ja)
JPS6350863B2 (ja)
JPS59208755A (ja) 半導体装置のパツケ−ジ及びその製造方法
JPH0254665B2 (ja)
JPS6244815B2 (ja)
JPS5812452Y2 (ja) 半導体装置
JPH021862Y2 (ja)
JPS58101445A (ja) 樹脂封止半導体装置
JPS6246268Y2 (ja)
JPH0341476Y2 (ja)
JP2561470Y2 (ja) 絶縁封止電子部品
JPS6130426B2 (ja)
JP2596247B2 (ja) 半導体装置の成形用金型
JPH0318741B2 (ja)
JPH0528778Y2 (ja)
JPS6214705Y2 (ja)
JPH06295963A (ja) 半導体装置及びその製造方法
JPS5915386B2 (ja) 半導体装置用ヘッダの製造方法
JP2506933Y2 (ja) 樹脂密封型半導体装置