JPS634949B2 - - Google Patents

Info

Publication number
JPS634949B2
JPS634949B2 JP57118380A JP11838082A JPS634949B2 JP S634949 B2 JPS634949 B2 JP S634949B2 JP 57118380 A JP57118380 A JP 57118380A JP 11838082 A JP11838082 A JP 11838082A JP S634949 B2 JPS634949 B2 JP S634949B2
Authority
JP
Japan
Prior art keywords
lead pin
lead
layer
insulating layer
multilayer ceramic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57118380A
Other languages
English (en)
Japanese (ja)
Other versions
JPS599951A (ja
Inventor
Kenichi Arakawa
Hideaki Sonoda
Takeyuki Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP11838082A priority Critical patent/JPS599951A/ja
Publication of JPS599951A publication Critical patent/JPS599951A/ja
Publication of JPS634949B2 publication Critical patent/JPS634949B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps

Landscapes

  • Engineering & Computer Science (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP11838082A 1982-07-09 1982-07-09 多層セラミツク基板のリ−ドピン取付構造 Granted JPS599951A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11838082A JPS599951A (ja) 1982-07-09 1982-07-09 多層セラミツク基板のリ−ドピン取付構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11838082A JPS599951A (ja) 1982-07-09 1982-07-09 多層セラミツク基板のリ−ドピン取付構造

Publications (2)

Publication Number Publication Date
JPS599951A JPS599951A (ja) 1984-01-19
JPS634949B2 true JPS634949B2 (enrdf_load_stackoverflow) 1988-02-01

Family

ID=14735263

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11838082A Granted JPS599951A (ja) 1982-07-09 1982-07-09 多層セラミツク基板のリ−ドピン取付構造

Country Status (1)

Country Link
JP (1) JPS599951A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59211253A (ja) * 1983-05-17 1984-11-30 Matsushita Electronics Corp 電子部品パツケ−ジ
JPS6424846U (enrdf_load_stackoverflow) * 1987-08-06 1989-02-10
JPH0388354A (ja) * 1989-08-31 1991-04-12 Ibiden Co Ltd 半導体パッケージ
JP3378550B2 (ja) 2000-02-03 2003-02-17 日本特殊陶業株式会社 リードピン付き配線基板

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5457452U (enrdf_load_stackoverflow) * 1977-09-30 1979-04-20
JPS5548700A (en) * 1978-10-04 1980-04-07 Tokyo Shibaura Electric Co Atomic power plant
JPS618608Y2 (enrdf_load_stackoverflow) * 1980-09-26 1986-03-17
JPS5778651U (enrdf_load_stackoverflow) * 1980-10-30 1982-05-15

Also Published As

Publication number Publication date
JPS599951A (ja) 1984-01-19

Similar Documents

Publication Publication Date Title
JP3780386B2 (ja) セラミック回路基板及びその製造方法
JPH05218229A (ja) セラミック回路基板
JP3347578B2 (ja) 配線基板
JPS634949B2 (enrdf_load_stackoverflow)
JP4018264B2 (ja) アルミニウム−窒化アルミニウム絶縁基板の製造方法
JPH09102560A (ja) 低温焼成セラミック基板の外部リードピン接合構造
JP2001023864A (ja) 多連型電子部品
JPH08172273A (ja) セラミック配線基板及びその実装構造体
JPH0864401A (ja) チップ状電子部品
JP2002134885A (ja) 回路基板およびその製造方法、電子デバイス実装体、グリーンシート
JP4625429B2 (ja) 配線基板
JP3254927B2 (ja) セラミック電子部品
JPH0574943B2 (enrdf_load_stackoverflow)
JPH0869938A (ja) 積層セラミックコンデンサ及びその製造方法
JP3219022B2 (ja) 電子部品搭載用セラミックス多層配線基板の電極構造
JPH08222478A (ja) チップ型電子部品
JP2515165B2 (ja) 多層配線基板の製造方法
JPH0945844A (ja) 低温焼成セラミック基板の外部ｉ／ｏピン接合構造及びその製造方法
JP3117967B2 (ja) 多層セラミックス基板
JPS58125859A (ja) 半導体装置
JP2000164757A (ja) 半導体素子収納用パッケージおよびその実装構造
JP2004179569A (ja) 積層セラミックコンデンサ
JPH09129769A (ja) セラミックパッケージ
JPS58213499A (ja) 多層セラミツク基板
JPH10203863A (ja) 低温焼成セラミック材料とグリーンシート及び絶縁用ペースト