JPS6346862B2 - - Google Patents

Info

Publication number
JPS6346862B2
JPS6346862B2 JP57049452A JP4945282A JPS6346862B2 JP S6346862 B2 JPS6346862 B2 JP S6346862B2 JP 57049452 A JP57049452 A JP 57049452A JP 4945282 A JP4945282 A JP 4945282A JP S6346862 B2 JPS6346862 B2 JP S6346862B2
Authority
JP
Japan
Prior art keywords
modification
modified
control section
memory
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57049452A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58166464A (ja
Inventor
Nobuyoshi Hara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57049452A priority Critical patent/JPS58166464A/ja
Publication of JPS58166464A publication Critical patent/JPS58166464A/ja
Publication of JPS6346862B2 publication Critical patent/JPS6346862B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP57049452A 1982-03-27 1982-03-27 Zapデ−タ修正制御方式 Granted JPS58166464A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57049452A JPS58166464A (ja) 1982-03-27 1982-03-27 Zapデ−タ修正制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57049452A JPS58166464A (ja) 1982-03-27 1982-03-27 Zapデ−タ修正制御方式

Publications (2)

Publication Number Publication Date
JPS58166464A JPS58166464A (ja) 1983-10-01
JPS6346862B2 true JPS6346862B2 (enrdf_load_stackoverflow) 1988-09-19

Family

ID=12831527

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57049452A Granted JPS58166464A (ja) 1982-03-27 1982-03-27 Zapデ−タ修正制御方式

Country Status (1)

Country Link
JP (1) JPS58166464A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0769837B2 (ja) * 1987-05-27 1995-07-31 日本電気株式会社 セグメント範囲外のロ−ドモジュ−ルパッチ方式

Also Published As

Publication number Publication date
JPS58166464A (ja) 1983-10-01

Similar Documents

Publication Publication Date Title
JPH01181163A (ja) 図形表示システム
JPS62231382A (ja) イメ−ジ処理方法及び装置
JPS6346862B2 (enrdf_load_stackoverflow)
JPS59165134A (ja) 文書表示方式
JPS6248249B2 (enrdf_load_stackoverflow)
JPS59114655A (ja) デ−タ転送装置
JPS6316767B2 (enrdf_load_stackoverflow)
JPH0326561A (ja) 印刷装置
JPH0269842A (ja) ガベージコレクション方式
JPS5533282A (en) Buffer control system
JPS6360428B2 (enrdf_load_stackoverflow)
JPH0373913B2 (enrdf_load_stackoverflow)
JPS623294A (ja) ビツトマツプム−バ−
JPS6222165A (ja) 主記憶装置アクセス制御方式
JPS6214194A (ja) ビツトマツプム−バ−
JPS5693190A (en) Buffer memory control system
JPH0526216B2 (enrdf_load_stackoverflow)
JPS59211148A (ja) 情報処理装置
JPH0540693A (ja) 仮想記憶管理方式
JPS63197254A (ja) 仮想記憶制御装置
JPS63214794A (ja) 文字フオントデ−タの管理方式
JPS6144339B2 (enrdf_load_stackoverflow)
JPS6385845A (ja) キヤツシユ装置
JPS59119388A (ja) 画像メモリ制御方式
JPH0311474A (ja) 画像編集装置