JPS6330659B2 - - Google Patents

Info

Publication number
JPS6330659B2
JPS6330659B2 JP57042261A JP4226182A JPS6330659B2 JP S6330659 B2 JPS6330659 B2 JP S6330659B2 JP 57042261 A JP57042261 A JP 57042261A JP 4226182 A JP4226182 A JP 4226182A JP S6330659 B2 JPS6330659 B2 JP S6330659B2
Authority
JP
Japan
Prior art keywords
processor
processing
requests
interrupt
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57042261A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58159172A (ja
Inventor
Yasuo Hirota
Takahito Noda
Toshihiro Sakai
Hideyuki Saso
Nobuyuki Baba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4226182A priority Critical patent/JPS58159172A/ja
Publication of JPS58159172A publication Critical patent/JPS58159172A/ja
Publication of JPS6330659B2 publication Critical patent/JPS6330659B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP4226182A 1982-03-17 1982-03-17 多重プロセツサ Granted JPS58159172A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4226182A JPS58159172A (ja) 1982-03-17 1982-03-17 多重プロセツサ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4226182A JPS58159172A (ja) 1982-03-17 1982-03-17 多重プロセツサ

Publications (2)

Publication Number Publication Date
JPS58159172A JPS58159172A (ja) 1983-09-21
JPS6330659B2 true JPS6330659B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-06-20

Family

ID=12631086

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4226182A Granted JPS58159172A (ja) 1982-03-17 1982-03-17 多重プロセツサ

Country Status (1)

Country Link
JP (1) JPS58159172A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2644780B2 (ja) * 1987-11-18 1997-08-25 株式会社日立製作所 処理依頼機能を持つ並列計算機

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5323534A (en) * 1976-08-18 1978-03-04 Fujitsu Ltd Communication system between sub-systems
JPS5423537A (en) * 1977-07-23 1979-02-22 Ricoh Co Ltd Control method by multimicrocomputer system of copying machines
JPS5741727A (en) * 1980-08-25 1982-03-09 Hitachi Ltd Interruption controlling sysyem

Also Published As

Publication number Publication date
JPS58159172A (ja) 1983-09-21

Similar Documents

Publication Publication Date Title
JPH07160656A (ja) 外部割込み制御方法
JPS6330659B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0433130A (ja) マルチチップ構成方法
JP2770797B2 (ja) マルチプロセッサシステムのページ記述子更新制御方式
JPH0241782B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2000029850A (ja) オペレーティングシステムのプロセッサ間通信を使用したタスク制御方法
JP2581327B2 (ja) 仮想計算機の入出力割込み処理方式
JPS6041786B2 (ja) 割込制御システム
JPH0981402A (ja) マルチプロセッサシステム
JP2504833B2 (ja) 処理実行管理方式
JPH01288954A (ja) マルチプロセッサシステムにおけるサービスプログラム実行方式
JPH05342026A (ja) マルチプロセッサ装置及びその同期制御方式
JPH03244040A (ja) 並列走行型デバグ方式
JPS61143858A (ja) 複数のオペレ−テイングシステムの下におけるフアイルの共用方法
JP3187117B2 (ja) マルチプロセッサ内蔵１チップマイクロコンピュータ
JPH0431421B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0658659B2 (ja) プロセッサ間の割込み制御方法
JPS61150061A (ja) プロセツサ結合方式
JPH064306A (ja) 割り込み処理の分割方法
JPH03245257A (ja) マルチプロセッサシステムの資源所有権獲得方式
JPS58168170A (ja) 多重プロセツサ
JPH0690671B2 (ja) 入出力装置のアクセス方法
JPS6191743A (ja) 専用演算装置の制御方式
JPS6252900B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH04160667A (ja) タスク間通信方式