JPS6327891B2 - - Google Patents
Info
- Publication number
- JPS6327891B2 JPS6327891B2 JP55023556A JP2355680A JPS6327891B2 JP S6327891 B2 JPS6327891 B2 JP S6327891B2 JP 55023556 A JP55023556 A JP 55023556A JP 2355680 A JP2355680 A JP 2355680A JP S6327891 B2 JPS6327891 B2 JP S6327891B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- delay
- variable length
- binary code
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000006243 chemical reaction Methods 0.000 description 41
- 238000010586 diagram Methods 0.000 description 13
- 125000004122 cyclic group Chemical group 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 230000001934 delay Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 125000002015 acyclic group Chemical group 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/26—Time-delay networks
- H03H11/265—Time-delay networks with adjustable delay
Landscapes
- Networks Using Active Elements (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2355680A JPS56120208A (en) | 1980-02-27 | 1980-02-27 | Delay circuit of variable length |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2355680A JPS56120208A (en) | 1980-02-27 | 1980-02-27 | Delay circuit of variable length |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56120208A JPS56120208A (en) | 1981-09-21 |
| JPS6327891B2 true JPS6327891B2 (enrdf_load_stackoverflow) | 1988-06-06 |
Family
ID=12113771
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2355680A Granted JPS56120208A (en) | 1980-02-27 | 1980-02-27 | Delay circuit of variable length |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56120208A (enrdf_load_stackoverflow) |
-
1980
- 1980-02-27 JP JP2355680A patent/JPS56120208A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56120208A (en) | 1981-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4791600A (en) | Digital pipelined heterodyne circuit | |
| JP2777207B2 (ja) | 再構成可能マルチプロセサ | |
| EP0146963A2 (en) | Iir digital filter | |
| EP0150114B1 (en) | Sampled data fir filters with enhanced tap weight resolution | |
| JPH0370411B2 (enrdf_load_stackoverflow) | ||
| KR100354285B1 (ko) | 패스트 하다마드 변환 디바이스 | |
| KR950012379B1 (ko) | 직렬 비트 디지털 신호 처리 장치 | |
| US4336600A (en) | Binary word processing method using a high-speed sequential adder | |
| US4192008A (en) | Wave digital filter with multiplexed arithmetic hardware | |
| JPS60114020A (ja) | 非巡回型デジタルフィルタ回路 | |
| US7028062B2 (en) | FIR filter, method of operating the same, semiconductor integrated circuit including FIR filter, and communication system for transmitting data filtered by FIR filter | |
| KR970077987A (ko) | 디지털 필터 | |
| JPS6327891B2 (enrdf_load_stackoverflow) | ||
| EP0564751A1 (en) | High-resolution digital filter | |
| RU2149442C1 (ru) | Устройство для умножения по модулю семь | |
| JPH06348458A (ja) | シリアルデータ加算器 | |
| RU1789992C (ru) | Устройство дл вычислени преобразовани Фурье-Галуа | |
| JP2643165B2 (ja) | 演算回路 | |
| JPH0120805B2 (enrdf_load_stackoverflow) | ||
| SU1156066A1 (ru) | Устройство дл умножени двоичных чисел | |
| EP0213854A2 (en) | Fixed-Coefficient serial multiplication and digital circuits therefor | |
| JPH0246598A (ja) | 可変長シフト・レジスタ | |
| SU972500A1 (ru) | Программируемое логическое устройство | |
| JPH0832409A (ja) | デジタルfirフィルタ回路 | |
| JP3268116B2 (ja) | 半導体集積回路 |