JPS6327800B2 - - Google Patents
Info
- Publication number
- JPS6327800B2 JPS6327800B2 JP2540682A JP2540682A JPS6327800B2 JP S6327800 B2 JPS6327800 B2 JP S6327800B2 JP 2540682 A JP2540682 A JP 2540682A JP 2540682 A JP2540682 A JP 2540682A JP S6327800 B2 JPS6327800 B2 JP S6327800B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- pnpn
- pnp transistor
- base
- selection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Read Only Memory (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57025406A JPS58143499A (ja) | 1982-02-18 | 1982-02-18 | 集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57025406A JPS58143499A (ja) | 1982-02-18 | 1982-02-18 | 集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58143499A JPS58143499A (ja) | 1983-08-26 |
| JPS6327800B2 true JPS6327800B2 (cs) | 1988-06-06 |
Family
ID=12165025
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57025406A Granted JPS58143499A (ja) | 1982-02-18 | 1982-02-18 | 集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58143499A (cs) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0213224B1 (en) * | 1985-08-28 | 1990-04-11 | International Business Machines Corporation | Method for rapid gain acquisition in a modem receiver |
| JPS6334800A (ja) * | 1986-07-28 | 1988-02-15 | Nec Ic Microcomput Syst Ltd | 半導体メモリ |
-
1982
- 1982-02-18 JP JP57025406A patent/JPS58143499A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58143499A (ja) | 1983-08-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5477176A (en) | Power-on reset circuit for preventing multiple word line selections during power-up of an integrated circuit memory | |
| JPH08180697A (ja) | センス増幅器用の基準電流を供給する基準回路及び方法 | |
| JPS62189700A (ja) | プログラム可能なメモリ・マトリクス | |
| JPS5847792B2 (ja) | ビット線制御回路 | |
| US4459686A (en) | Semiconductor device | |
| US4387449A (en) | Programmable memory device having reduced power consumption upon unselection | |
| JPS5856286B2 (ja) | 出力バッファ回路 | |
| JPS6327800B2 (cs) | ||
| JPS582437B2 (ja) | スリ−ステイト出力回路 | |
| EP0240156A2 (en) | Semiconductor memory device | |
| JPS6256600B2 (cs) | ||
| JPS59919B2 (ja) | 半導体記憶装置 | |
| US5268864A (en) | Programmable memory device having programming current absorbing transistors | |
| JPS63107000A (ja) | プログラマブル・リ−ド・オンリ−・メモリ | |
| JPH024078B2 (cs) | ||
| JPH0754450B2 (ja) | 半導体記憶装置のインターフェイス回路 | |
| JPS59152588A (ja) | 半導体メモリシステム | |
| SU613404A1 (ru) | Запоминающее устройство | |
| JPS58188934A (ja) | 電圧平衡回路 | |
| JPS59117790A (ja) | バイポ−ラ型ｐｒｏｍ | |
| JPS60145597A (ja) | プログラマブル・リ−ド・オンリ−・メモリ | |
| JPS6322400B2 (cs) | ||
| JPS619897A (ja) | 半導体記憶装置 | |
| JPH02177096A (ja) | プログラマブル半導体集積回路 | |
| JPS62217500A (ja) | 半導体記憶装置 |