JPS63237535A - 混成集積回路 - Google Patents

混成集積回路

Info

Publication number
JPS63237535A
JPS63237535A JP62073213A JP7321387A JPS63237535A JP S63237535 A JPS63237535 A JP S63237535A JP 62073213 A JP62073213 A JP 62073213A JP 7321387 A JP7321387 A JP 7321387A JP S63237535 A JPS63237535 A JP S63237535A
Authority
JP
Japan
Prior art keywords
conductor
hole
integrated circuit
semiconductor pellet
hybrid integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62073213A
Other languages
English (en)
Inventor
Kenji Furuya
賢二 古屋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62073213A priority Critical patent/JPS63237535A/ja
Publication of JPS63237535A publication Critical patent/JPS63237535A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3205—Shape
    • H01L2224/32057—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0094—Filling or covering plated through-holes or blind plated vias, e.g. for masking or for mechanical reinforcement
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007—Surface contacts, e.g. bumps

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Die Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、混成集積回路に関し、特に集積度が高く、小
型化が可能な混成集積回路に関するものである。
〔従来の技術〕
従来、絶縁基板の表裏に形成された厚膜回路を接続する
場合、スルーホールにより接続する方法が一般によく知
られている。
第２図は、従来のスルーホールを有する厚膜集播Ｈ畝か
冨φ囮すＡ怜めの断面偶〒あＡ−スルーホール穴４を有
する絶縁基板１の表裏に導体２が形成され、（らにスル
ーホール穴４内にも導体２が形成され、４ｔ９縁基板基
板１０のパターンを接続し、その後、抵抗体３が形成さ
れる（第２図（ａ））。
さらに接着剤５により半導体ペレット６が導体２上に接
層され、リード線７により半導体ベレット６と導体２と
が接続されている（第２図（ｂ））。
〔発明が解決しようとする問題点〕
しかしながら、従来の混成集積回路はスルーホールｙｃ
、４を半導体ベンツトロの取付領域およびリード線７の
接続範囲外に設ける必要があり、混成集積回路の外形サ
イズは、必然的に大きなものとなってしまう欠点があっ
た。
〔問題点を解決するための手段〕
本発明の混成集積回路は、回路基板のスルーホール上に
回路素子が形成されている。
この回路素子は、スルーホールを絶縁性ガラス等の絶縁
膜で横い、この絶縁膜上に接着剤を用いて固着される。
〔実施例〕
以下、本発明を図面に基すいて説明する。
第１図は、本発明の一実施例を説明するための断面図で
ある。
スルーホール穴４を有する絶縁基板１の表裏に導体２を
それぞれ形成し、さらに、スルーホール穴４内にも導体
２を形成し、絶縁基板１の表裏のパターンを接続し、そ
の後、スルーホール穴４を絶縁性ガラス８にて塞いだ後
、導体９を絶縁性ガラス８上に形成し、その後、抵抗体
３ｆ：形成する（第１図（ａ））。
さらに、接着剤５により半導体ペレット６を絶縁性ガラ
ス８上の導体９に接着し、リード線７により半導体ベレ
ット６と導体２とを接続する（第１図（ｂ））。
このようにして本発明の混成集積回路は製造される。
上記実施例では半導体ペレット６を絶縁性ガラス８ｔ−
介してスルーホール４上に取り付けたが、半導体ペレッ
ト６が十分大きな面積のものであり、基板電位がスルー
ホール４の導体２の電位と同じものであれば、半導体ペ
レット６はスルーホール４の導体２に直接取り付けるこ
ともできる。
〔発明の効果〕
以上、説明したように、本発明の混成集積回路はスルー
ホール上に半導体ペレットを設けるため、半導体ベレッ
ト周辺の厚膜回路の設計の自由度が増し、さらに高集積
で且つ小型の混成集積回路を得ることが可能となった。
【図面の簡単な説明】
第１図（→、（ト）は、本発明の一実施例の混成集積回
路を製造工程順に示した断面図、第２図（ａ）　、　（
ｂ）は従来−の混成集積回路を製造工程順に示した断面
図である。 １・・・・・・絶縁基板、２・・・・・・導体、３・・
・・・・抵抗体、４・・・・・・スルーホール穴、５・
・・・・・接着剤、６・・・・・・半導体ペレット、７
・・・・・・リード線、８・・・・・・絶縁性ガラス、
９・・・・・・導体。 代理人　弁理士　　内　原　　　晋　′、・’、’ｊ：
’＠、＋、’、’　。 、　、、、　、　　１ 牛１　フ 栄２ｖＪ

Claims (1)

    【特許請求の範囲】
  1. 　回路基板のスルーホール上に回路素子が形成されてい
    ることを特徴とする混成集積回路。
JP62073213A 1987-03-26 1987-03-26 混成集積回路 Pending JPS63237535A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62073213A JPS63237535A (ja) 1987-03-26 1987-03-26 混成集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62073213A JPS63237535A (ja) 1987-03-26 1987-03-26 混成集積回路

Publications (1)

Publication Number Publication Date
JPS63237535A true JPS63237535A (ja) 1988-10-04

Family

ID=13511656

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62073213A Pending JPS63237535A (ja) 1987-03-26 1987-03-26 混成集積回路

Country Status (1)

Country Link
JP (1) JPS63237535A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013156568A3 (de) * 2012-04-18 2014-01-30 Rohde & Schwarz Gmbh & Co. Kg Schaltungsanordnung zur thermisch leitfähigen chipmontage und herstellungsverfahren

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59119894A (ja) * 1982-12-27 1984-07-11 セイコーエプソン株式会社 集積回路のダイアタツチ方法
JPS6126255A (ja) * 1984-07-16 1986-02-05 Sanyo Electric Co Ltd 混成集積回路

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59119894A (ja) * 1982-12-27 1984-07-11 セイコーエプソン株式会社 集積回路のダイアタツチ方法
JPS6126255A (ja) * 1984-07-16 1986-02-05 Sanyo Electric Co Ltd 混成集積回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013156568A3 (de) * 2012-04-18 2014-01-30 Rohde & Schwarz Gmbh & Co. Kg Schaltungsanordnung zur thermisch leitfähigen chipmontage und herstellungsverfahren
US9224666B2 (en) 2012-04-18 2015-12-29 Rhode & Schwarz Gmbh & Co. Kg Circuit arrangement for a thermally conductive chip assembly and a manufacturing method

Similar Documents

Publication Publication Date Title
JP3432982B2 (ja) 表面実装型半導体装置の製造方法
JP2003017649A (ja) 半導体装置及び半導体モジュール
JPS63237535A (ja) 混成集積回路
JPH0239587A (ja) 高密度実装プリント板
JP3227930B2 (ja) 複合半導体装置及びその製造方法
JPS62134945A (ja) モ−ルドトランジスタ
JP2588549B2 (ja) 半導体装置
JPH0536893A (ja) 混成集積回路
JPH0458189B2 (ja)
JPH0697666A (ja) 電子装置
JPS63258048A (ja) 半導体装置
JPH0119400Y2 (ja)
JPH01304795A (ja) プリント板の配線方法
JP2917932B2 (ja) 半導体パッケージ
JPS6380543A (ja) 集積回路装置
JPS6120356A (ja) 半導体装置
JPH0126108Y2 (ja)
JPH05326833A (ja) 半導体実装基板
JPH08186196A (ja) 半導体装置の実装構造
JPS60686A (ja) 磁気バブルメモリデバイス
JPS6090867U (ja) 電気的接続手段を有する配線基板
JPH01187966A (ja) 半導体装置
JPH11260959A (ja) 半導体パッケージ
JPH03195091A (ja) 多層回路装置及びその製造方法
JPS60140785A (ja) ハイブリッドｉｃの実装構造