JPS63109566A - 主記憶アクセス制御方式 - Google Patents

主記憶アクセス制御方式

Info

Publication number
JPS63109566A
JPS63109566A JP25605486A JP25605486A JPS63109566A JP S63109566 A JPS63109566 A JP S63109566A JP 25605486 A JP25605486 A JP 25605486A JP 25605486 A JP25605486 A JP 25605486A JP S63109566 A JPS63109566 A JP S63109566A
Authority
JP
Japan
Prior art keywords
bank
request
busy
cycle time
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP25605486A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0586571B2 (enExample
Inventor
Akira Jitsupou
実宝　昭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP25605486A priority Critical patent/JPS63109566A/ja
Publication of JPS63109566A publication Critical patent/JPS63109566A/ja
Publication of JPH0586571B2 publication Critical patent/JPH0586571B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP25605486A 1986-10-28 1986-10-28 主記憶アクセス制御方式 Granted JPS63109566A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25605486A JPS63109566A (ja) 1986-10-28 1986-10-28 主記憶アクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25605486A JPS63109566A (ja) 1986-10-28 1986-10-28 主記憶アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS63109566A true JPS63109566A (ja) 1988-05-14
JPH0586571B2 JPH0586571B2 (enExample) 1993-12-13

Family

ID=17287261

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25605486A Granted JPS63109566A (ja) 1986-10-28 1986-10-28 主記憶アクセス制御方式

Country Status (1)

Country Link
JP (1) JPS63109566A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0475160A (ja) * 1990-07-17 1992-03-10 Gijutsu Kenkyu Kumiai Kokusai Fuajii Kogaku Kenkyusho データ処理装置
US5555560A (en) * 1989-01-17 1996-09-10 Fujitsu Limited Request cancel system for cancelling a second access request having the same address as a first access request
JP2005301897A (ja) * 2004-04-15 2005-10-27 Honda Motor Co Ltd データ通信装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57101957A (en) * 1980-12-17 1982-06-24 Hitachi Ltd Storage control device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57101957A (en) * 1980-12-17 1982-06-24 Hitachi Ltd Storage control device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5555560A (en) * 1989-01-17 1996-09-10 Fujitsu Limited Request cancel system for cancelling a second access request having the same address as a first access request
JPH0475160A (ja) * 1990-07-17 1992-03-10 Gijutsu Kenkyu Kumiai Kokusai Fuajii Kogaku Kenkyusho データ処理装置
JP2005301897A (ja) * 2004-04-15 2005-10-27 Honda Motor Co Ltd データ通信装置

Also Published As

Publication number Publication date
JPH0586571B2 (enExample) 1993-12-13

Similar Documents

Publication Publication Date Title
KR100275407B1 (ko) 컴퓨터 버스 상의 공유 자원에 대한 신속한 액세스
KR100284718B1 (ko) 타이머 관리자
JPS5812611B2 (ja) デ−タテンソウセイギヨホウシキ
JPH03131945A (ja) スタッガード・アクセス・メモリ
US3961312A (en) Cycle interleaving during burst mode operation
US6782433B2 (en) Data transfer apparatus
JP2001216279A (ja) リアルタイム・システム用時分割多重メモリーを用いた、複数のプロセッサーのインターフェース及び、同期化及びアービトレーション方法
JPS63109566A (ja) 主記憶アクセス制御方式
JPH08161254A (ja) 情報処理システムおよびそのバス調停方式
US5446847A (en) Programmable system bus priority network
EP0341670B1 (en) Processing time allocation system and method
JP2837698B2 (ja) ダイレクト・メモリ・アクセス制御装置
JPS6333185B2 (enExample)
JPH0962633A (ja) ネットワーク制御装置
JPS63140353A (ja) 主記憶アクセス制御方式
JPH0520165A (ja) システムバス制御装置
JP2684663B2 (ja) マイクロプログラム制御回路
JPH0520261A (ja) 優先制御回路
JPS6059464A (ja) バスリクエスト制御方式
JPS61221863A (ja) 主記憶アクセス制御方式
JPH09171496A (ja) データ転送制御方式
JPH04160459A (ja) データ転送装置
JPH0525133B2 (enExample)
JP2000090045A (ja) データ転送システム、ダイレクトメモリアクセス制御装置及び方法、並びに記録媒体
JPH05143527A (ja) 優先制御回路