JPS6294968A - 半導体素子用リ−ドフレ−ム - Google Patents

半導体素子用リ−ドフレ−ム

Info

Publication number
JPS6294968A
JPS6294968A JP60235740A JP23574085A JPS6294968A JP S6294968 A JPS6294968 A JP S6294968A JP 60235740 A JP60235740 A JP 60235740A JP 23574085 A JP23574085 A JP 23574085A JP S6294968 A JPS6294968 A JP S6294968A
Authority
JP
Japan
Prior art keywords
bonding wires
semiconductor element
wires
inner leads
right angle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60235740A
Other languages
English (en)
Inventor
Nobuyuki Yamamichi
山道　信行
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP60235740A priority Critical patent/JPS6294968A/ja
Publication of JPS6294968A publication Critical patent/JPS6294968A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体素子用リードフレームに関する０ 〔従来の技術〕 従来の半導体素子用リードフレームに於いては、第２図
に示すように、半導体素子２上の電極３と結線するリー
ド先端１の切断形状がボンディングワイヤーの延長方向
に対して無関係に切断する形になっていた。なお第２図
において、５はリード先端の切断面の稜線である。
〔発明が解決しようとする問題点〕
上述した従来の半導体素子用リードフレームに、半導体
素子２の電極３よシポンディングワイヤー４で結線した
場合、リードの先端１の切断面の稜線５とボンディング
ワイヤー４のなす角度が極端に直角からずれる場合があ
り、この場合ボンディングワイヤーが切断面に接した場
合、その切断面の稜線にそって移動し、ボンディングワ
イヤー４が曲がυ、いわゆるワイヤーの寄りが発生し、
隣接ワイヤーとのショートの原因になりやすかった。
本発明の目的は、ボンディングワイヤーの接続時にワイ
ヤーの寄りが発生せず、隣接ワイヤーとのショートの可
能性を少くすることができ、製品組立の収率を向上させ
ることが可能な半導体素子用リードフレームを提供する
ことにある。
〔問題点を解決するための手段〕
本発明の半導体素子用リードフレームは、内部リード先
端部の切断面の大部分がそれぞれのボンディングワイヤ
ーの延長方向に対してほぼ直角に形成されていることに
よ！ｌｌ構成される。
〔実施例〕
次に、本発明の実施例について図面を参照して説明する
。第１図は本発明の一実施例の平面図である０ 第１図に示すように、内部リードの先端１はそれぞれの
ボンディングワイヤー４の延長方向に対しては［ｉ角に
なるように設けられている。なお２は半導体素子、３は
半導体素子の電極、５はリード先端の切断面の稜線であ
る。
このように、内部リードの先端１をボンディングワイヤ
ー４の延長方向に対してほぼ直角に形成することによシ
、切断面の稜線５の影響を受けない事から、ボンディン
グワイヤー４の寄りが発生することがなくなり、隣接す
るボンディングワイヤーとのショートの可能性も少なく
なり、製品組立の収率を向上させることができる。
〔発明の効果〕
以上説明したように、本発明の半導体素子用リードフレ
ームを使用すれば、ボンディングワイヤーは切断面の稜
線の影響を受けない事からボンディングワイヤーの薔シ
カ発生せず隣接するワイヤーとのショートの可能性も少
なくなり、製品組立の収率を向上させることが出来ると
いう効果が得られる。
【図面の簡単な説明】
第１図は本発明の一実施例の平面図、第２図は従来の半
導体素子用リードフレームの一例の平面図である。 １・・・・・・内部リード先端、２・・・・・・半導体
素子、３・・・・・・半導体素子の電極、４・・・・・
・ボンディングワイヤー、５・・・・・・リード先端の
切断面の稜線。 １〔−＼

Claims (1)

    【特許請求の範囲】
  1. 　内部リード先端部の切断面の大部分がそれぞれのボン
    ディングワイヤーの延長方向に対してほぼ直角に形成さ
    れている事を特徴とする半導体素子用リードフレーム。
JP60235740A 1985-10-21 1985-10-21 半導体素子用リ−ドフレ−ム Pending JPS6294968A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60235740A JPS6294968A (ja) 1985-10-21 1985-10-21 半導体素子用リ−ドフレ−ム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60235740A JPS6294968A (ja) 1985-10-21 1985-10-21 半導体素子用リ−ドフレ−ム

Publications (1)

Publication Number Publication Date
JPS6294968A true JPS6294968A (ja) 1987-05-01

Family

ID=16990518

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60235740A Pending JPS6294968A (ja) 1985-10-21 1985-10-21 半導体素子用リ−ドフレ−ム

Country Status (1)

Country Link
JP (1) JPS6294968A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0672609U (ja) * 1993-03-23 1994-10-11 神鋼パンテツク株式会社 フィルタープレス

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0672609U (ja) * 1993-03-23 1994-10-11 神鋼パンテツク株式会社 フィルタープレス

Similar Documents

Publication Publication Date Title
GB1112604A (en) Method of making contact to semiconductor arrangements
JPS6298759A (ja) 電子デバイス
US5408127A (en) Method of and arrangement for preventing bonding wire shorts with certain integrated circuit components
JPS6294968A (ja) 半導体素子用リ−ドフレ−ム
JPH073849B2 (ja) リ−ドフレ−ム
JPS63253635A (ja) 半導体装置
JPS633461B2 (ja)
JPH02155292A (ja) フレキシブル基板の半田付け方法
JPS63278264A (ja) Ｍｏｓｆｅｔモジユ−ル
JPS6230498B2 (ja)
JP3192238B2 (ja) 半導体装置の組立方法
JPH03152966A (ja) 半導体装置用リードフレーム
KR100267517B1 (ko) 반도체 장치에서 내부 단자를 전극에 접합시키는 구조
JPH03192756A (ja) 混成集積回路
JPH0513658A (ja) 半導体装置用リードフレーム
JPH01110752A (ja) 半導体装置
JPH0499343A (ja) Ｔａｂ―ｉｃリードフレーム構造
JPS62183546A (ja) 半導体装置
JPS61231733A (ja) 半導体装置の製造方法
JPH04186755A (ja) リードフレーム
JPH01128440A (ja) 樹脂封止型半導体装置
JPH04288862A (ja) 半導体リードフレーム
JPH01302671A (ja) クリップ式リード端子およびその製造方法
JPH02159752A (ja) リードフレーム
JPH01204374A (ja) プリント配線板の接続部の構造