JPS6244817B2 - - Google Patents
Info
- Publication number
- JPS6244817B2 JPS6244817B2 JP56030997A JP3099781A JPS6244817B2 JP S6244817 B2 JPS6244817 B2 JP S6244817B2 JP 56030997 A JP56030997 A JP 56030997A JP 3099781 A JP3099781 A JP 3099781A JP S6244817 B2 JPS6244817 B2 JP S6244817B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor
- alloy
- lead frame
- layer
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/456—Materials
- H10W70/457—Materials of metallic layers on leadframes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
- H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Wire Bonding (AREA)
- Die Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56030997A JPS57145352A (en) | 1981-03-04 | 1981-03-04 | Lead frame for semiconductor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56030997A JPS57145352A (en) | 1981-03-04 | 1981-03-04 | Lead frame for semiconductor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57145352A JPS57145352A (en) | 1982-09-08 |
| JPS6244817B2 true JPS6244817B2 (enExample) | 1987-09-22 |
Family
ID=12319226
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56030997A Granted JPS57145352A (en) | 1981-03-04 | 1981-03-04 | Lead frame for semiconductor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57145352A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57192057A (en) * | 1981-05-22 | 1982-11-26 | Hitachi Ltd | Semiconductor device |
| JPS5914658A (ja) * | 1982-07-16 | 1984-01-25 | Hitachi Cable Ltd | 半導体用リ−ドフレ−ム |
| JPS59149042A (ja) * | 1983-02-15 | 1984-08-25 | Hitachi Cable Ltd | 半導体用リ−ドフレ−ム |
| JP2008124097A (ja) * | 2006-11-09 | 2008-05-29 | Shinko Electric Ind Co Ltd | 半導体装置用パッケージ及びその作製方法 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5373969A (en) * | 1976-12-14 | 1978-06-30 | Toshiba Corp | Lead frame for semicinductor |
-
1981
- 1981-03-04 JP JP56030997A patent/JPS57145352A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57145352A (en) | 1982-09-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4498121A (en) | Copper alloys for suppressing growth of Cu-Al intermetallic compounds | |
| US5803344A (en) | Dual-solder process for enhancing reliability of thick-film hybrid circuits | |
| JPS62197292A (ja) | Si半導体素子をCu基合金製リードフレームに少ない残留熱歪ではんだ付けする方法 | |
| JPS6244817B2 (enExample) | ||
| US4604642A (en) | Fe-Ni-Cu leadframe | |
| JPS5936426B2 (ja) | Ic用リ−ドフレ−ム | |
| JP2797846B2 (ja) | 樹脂封止型半導体装置のCu合金製リードフレーム材 | |
| JPS6312385B2 (enExample) | ||
| JPS6232622B2 (enExample) | ||
| JPH10313087A (ja) | 電子部品用リード材 | |
| JPS6335359B2 (enExample) | ||
| JPS6258548B2 (enExample) | ||
| JP2503595B2 (ja) | 半導体リ―ドフレ―ム | |
| JPS62141747A (ja) | 半導体リ−ドフレ−ム | |
| JPS60149154A (ja) | 半導体装置の製造方法 | |
| JPS638136Y2 (enExample) | ||
| JPS581058A (ja) | 半導体装置用リ−ド線 | |
| JPS60117761A (ja) | 半導体装置用リ−ドフレ−ム | |
| JP3454667B2 (ja) | Loc型リ−ドフレ−ム | |
| JP2001313361A (ja) | 半導体集積回路用リードフレーム | |
| JP3540249B2 (ja) | 半導体デバイスパッケージの外部リードを外部電極に接続する方法 | |
| JPS63187655A (ja) | 電子部品用リ−ドフレ−ム | |
| JP2001326312A (ja) | 半導体集積回路用リードフレーム | |
| JPS6123656B2 (enExample) | ||
| KR100269238B1 (ko) | 류테늄도금리드프레임 |