JPS6232830B2 - - Google Patents

Info

Publication number
JPS6232830B2
JPS6232830B2 JP56066707A JP6670781A JPS6232830B2 JP S6232830 B2 JPS6232830 B2 JP S6232830B2 JP 56066707 A JP56066707 A JP 56066707A JP 6670781 A JP6670781 A JP 6670781A JP S6232830 B2 JPS6232830 B2 JP S6232830B2
Authority
JP
Japan
Prior art keywords
control
line
command
section
word
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56066707A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57182241A (en
Inventor
Tetsuo Miura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56066707A priority Critical patent/JPS57182241A/ja
Publication of JPS57182241A publication Critical patent/JPS57182241A/ja
Publication of JPS6232830B2 publication Critical patent/JPS6232830B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP56066707A 1981-04-30 1981-04-30 Communication controlling-processing device Granted JPS57182241A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56066707A JPS57182241A (en) 1981-04-30 1981-04-30 Communication controlling-processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56066707A JPS57182241A (en) 1981-04-30 1981-04-30 Communication controlling-processing device

Publications (2)

Publication Number Publication Date
JPS57182241A JPS57182241A (en) 1982-11-10
JPS6232830B2 true JPS6232830B2 (OSRAM) 1987-07-16

Family

ID=13323666

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56066707A Granted JPS57182241A (en) 1981-04-30 1981-04-30 Communication controlling-processing device

Country Status (1)

Country Link
JP (1) JPS57182241A (OSRAM)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1621754B1 (en) 2004-07-26 2013-04-24 Honda Motor Co., Ltd. Automatic choke system for carburetor

Also Published As

Publication number Publication date
JPS57182241A (en) 1982-11-10

Similar Documents

Publication Publication Date Title
US5159671A (en) Data transfer unit for small computer system with simultaneous transfer to two memories and error detection and rewrite to substitute address
US7111134B2 (en) Subsystem and subsystem processing method
US7234049B2 (en) Computer system with NAND flash memory for booting and storage
KR910005997B1 (ko) 데이타 처리장치에 있어서 오퍼레이팅 시스템 슈퍼바이저 방법 및 장치
EP0335812B1 (en) Secondary processor initialization scheme
US4956770A (en) Method and device to execute two instruction sequences in an order determined in advance
EP0287600B1 (en) Method and device to execute two instruction sequences in an order determined in advance
JPS6232830B2 (OSRAM)
JPH11265283A (ja) 記憶装置におけるファームウェアの修正方法及び記憶装置
JP3131844B2 (ja) 端末装置及び端末装置のメモリ・ダンプ転送方式
JP2587468B2 (ja) ロツクデータ設定装置
JPH11353120A (ja) 磁気ディスク装置およびライトデータのバックアップ方法
JPS58154043A (ja) 情報処理装置
JPH0648453B2 (ja) 周辺装置初期化制御方式
JPS6238746B2 (OSRAM)
JPH08185354A (ja) メモリ管理装置
JPH06139215A (ja) 二重化ｅｅｐｒｏｍを持つ制御装置
JPS6332642A (ja) 情報処理装置
JPS628825B2 (OSRAM)
JPS5987556A (ja) パリテイ・チエツク装置
JPS5985564A (ja) デイスクコントロ−ル装置
JPH0315217B2 (OSRAM)
JPH0578052B2 (OSRAM)
JPS6226492B2 (OSRAM)
JPH0279151A (ja) 拡張記憶装置