JPS6229904B2 - - Google Patents
Info
- Publication number
- JPS6229904B2 JPS6229904B2 JP51090783A JP9078376A JPS6229904B2 JP S6229904 B2 JPS6229904 B2 JP S6229904B2 JP 51090783 A JP51090783 A JP 51090783A JP 9078376 A JP9078376 A JP 9078376A JP S6229904 B2 JPS6229904 B2 JP S6229904B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- type
- layer
- conductivity type
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000758 substrate Substances 0.000 claims description 38
- 239000000463 material Substances 0.000 claims description 14
- 239000010410 layer Substances 0.000 description 91
- 238000009792 diffusion process Methods 0.000 description 40
- 230000004888 barrier function Effects 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 5
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000002955 isolation Methods 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/137—Collector regions of BJTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/60—Lateral BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
- H10D84/641—Combinations of only vertical BJTs
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Bipolar Transistors (AREA)
- Semiconductor Integrated Circuits (AREA)
- Bipolar Integrated Circuits (AREA)
- Element Separation (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/600,814 US4046605A (en) | 1974-01-14 | 1975-07-31 | Method of electrically isolating individual semiconductor circuits in a wafer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5218178A JPS5218178A (en) | 1977-02-10 |
| JPS6229904B2 true JPS6229904B2 (en, 2012) | 1987-06-29 |
Family
ID=24405148
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP51090783A Granted JPS5218178A (en) | 1975-07-31 | 1976-07-29 | Monolithic ic transistor having low collector resistance and method of producing same |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4110782A (en, 2012) |
| JP (1) | JPS5218178A (en, 2012) |
| CA (1) | CA1047652A (en, 2012) |
| DE (1) | DE2633569A1 (en, 2012) |
| FR (1) | FR2319973A1 (en, 2012) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2445626A1 (fr) * | 1978-12-29 | 1980-07-25 | Radiotechnique Compelec | Transistor pour circuit integre |
| JPS5623770A (en) * | 1979-08-06 | 1981-03-06 | Toshiba Corp | Manufacture of semiconductor device |
| JPS5690554A (en) * | 1979-12-22 | 1981-07-22 | Toshiba Corp | Semiconductor device |
| FR2523370B1 (fr) * | 1982-03-12 | 1985-12-13 | Thomson Csf | Transistor pnp fort courant faisant partie d'un circuit integre monolithique |
| EP0117867A4 (en) * | 1982-08-26 | 1985-04-23 | Mitsubishi Electric Corp | SEMICONDUCTOR DEVICE. |
| US5055418A (en) * | 1987-07-29 | 1991-10-08 | National Semiconductor Corporation | Process for fabricating complementary contactless vertical bipolar transistors |
| US4885621A (en) * | 1988-05-02 | 1989-12-05 | Delco Electronics Corporation | Monolithic pressure sensitive integrated circuit |
| US5153697A (en) * | 1989-02-10 | 1992-10-06 | Texas Instruments Incorporated | Integrated circuit that combines multi-epitaxial power transistors with logic/analog devices, and a process to produce same |
| US4910160A (en) * | 1989-06-06 | 1990-03-20 | National Semiconductor Corporation | High voltage complementary NPN/PNP process |
| JPH03179772A (ja) * | 1989-12-08 | 1991-08-05 | Toshiba Corp | 半導体装置 |
| US5623159A (en) * | 1994-10-03 | 1997-04-22 | Motorola, Inc. | Integrated circuit isolation structure for suppressing high-frequency cross-talk |
| JP2647057B2 (ja) * | 1995-06-02 | 1997-08-27 | 日本電気株式会社 | 半導体装置 |
| US6830959B2 (en) * | 2002-01-22 | 2004-12-14 | Fairchild Semiconductor Corporation | Semiconductor die package with semiconductor die having side electrical connection |
| DE10250204B8 (de) | 2002-10-28 | 2008-09-11 | Infineon Technologies Ag | Verfahren zur Herstellung von Kollektorbereichen einer Transistorstruktur |
| US6841437B1 (en) * | 2003-06-20 | 2005-01-11 | Semiconductor Components Industries, L.L.C. | Method of forming a vertical power semiconductor device and structure therefor |
| US7501693B2 (en) * | 2006-11-17 | 2009-03-10 | Micrel, Inc. | LDO regulator with ground connection through package bottom |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3449643A (en) * | 1966-09-09 | 1969-06-10 | Hitachi Ltd | Semiconductor integrated circuit device |
| JPS5942463B2 (ja) * | 1972-09-22 | 1984-10-15 | ソニー株式会社 | 半導体集積回路装置 |
| DE2306842C3 (de) * | 1973-02-12 | 1981-10-29 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zum Herstellen einer Vielzahl von Halbleiterelementen aus einer einzigen Halbleiterscheibe |
| JPS50104574A (en, 2012) * | 1974-01-14 | 1975-08-18 |
-
1976
- 1976-06-21 CA CA255,329A patent/CA1047652A/en not_active Expired
- 1976-07-27 DE DE19762633569 patent/DE2633569A1/de active Granted
- 1976-07-28 FR FR7622945A patent/FR2319973A1/fr not_active Withdrawn
- 1976-07-29 JP JP51090783A patent/JPS5218178A/ja active Granted
-
1977
- 1977-04-21 US US05/789,394 patent/US4110782A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| DE2633569C2 (en, 2012) | 1987-05-27 |
| US4110782A (en) | 1978-08-29 |
| DE2633569A1 (de) | 1977-03-24 |
| CA1047652A (en) | 1979-01-30 |
| FR2319973A1 (fr) | 1977-02-25 |
| JPS5218178A (en) | 1977-02-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4047217A (en) | High-gain, high-voltage transistor for linear integrated circuits | |
| JPS6229904B2 (en, 2012) | ||
| US4051506A (en) | Complementary semiconductor device | |
| US4046605A (en) | Method of electrically isolating individual semiconductor circuits in a wafer | |
| JP2700180B2 (ja) | ｐｎｐ型の縦型孤立コレクタトランジスタ | |
| JPH0216017B2 (en, 2012) | ||
| JPH06104459A (ja) | 半導体装置 | |
| US3936856A (en) | Space-charge-limited integrated circuit structure | |
| JPS5811743B2 (ja) | ハンドウタイソウチノ セイゾウホウホウ | |
| US4116732A (en) | Method of manufacturing a buried load device in an integrated circuit | |
| JPS61265867A (ja) | 半導体装置 | |
| JP2000294563A (ja) | ラテラルバイポーラトランジスタ | |
| JPS6140140B2 (en, 2012) | ||
| JPH0629374A (ja) | 半導体集積回路装置 | |
| JPH0834244B2 (ja) | 半導体集積回路装置 | |
| JPS644349B2 (en, 2012) | ||
| JPS6364058B2 (en, 2012) | ||
| JPH0574791A (ja) | 半導体装置 | |
| JP2007531292A (ja) | バイポーラトランジスタおよびバイポーラトランジスタの製造方法 | |
| JPH0582985B2 (en, 2012) | ||
| JPS6031105B2 (ja) | 半導体装置 | |
| JPH0697275A (ja) | 半導体装置 | |
| JPH0346335A (ja) | バイポーラ型半導体集積回路 | |
| JPH08330324A (ja) | ｐｎｐ形バイポーラトランジスタ | |
| JPH0263156A (ja) | 半導体集積回路装置 |