JPS62274333A - デイジタル信号処理回路 - Google Patents
デイジタル信号処理回路Info
- Publication number
- JPS62274333A JPS62274333A JP61118768A JP11876886A JPS62274333A JP S62274333 A JPS62274333 A JP S62274333A JP 61118768 A JP61118768 A JP 61118768A JP 11876886 A JP11876886 A JP 11876886A JP S62274333 A JPS62274333 A JP S62274333A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- binary tree
- tree search
- address
- pointer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000007704 transition Effects 0.000 claims abstract description 12
- 239000000470 constituent Substances 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
Landscapes
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
- Executing Machine-Instructions (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61118768A JPS62274333A (ja) | 1986-05-22 | 1986-05-22 | デイジタル信号処理回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61118768A JPS62274333A (ja) | 1986-05-22 | 1986-05-22 | デイジタル信号処理回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62274333A true JPS62274333A (ja) | 1987-11-28 |
| JPH0562796B2 JPH0562796B2 (cg-RX-API-DMAC7.html) | 1993-09-09 |
Family
ID=14744586
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61118768A Granted JPS62274333A (ja) | 1986-05-22 | 1986-05-22 | デイジタル信号処理回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62274333A (cg-RX-API-DMAC7.html) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0536287A (ja) * | 1991-07-30 | 1993-02-12 | Kawasaki Steel Corp | 内容アドレス式メモリ |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5418249A (en) * | 1977-07-11 | 1979-02-10 | Nec Corp | Retrieval device |
-
1986
- 1986-05-22 JP JP61118768A patent/JPS62274333A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5418249A (en) * | 1977-07-11 | 1979-02-10 | Nec Corp | Retrieval device |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0536287A (ja) * | 1991-07-30 | 1993-02-12 | Kawasaki Steel Corp | 内容アドレス式メモリ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0562796B2 (cg-RX-API-DMAC7.html) | 1993-09-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR920006283B1 (ko) | 디지탈신호 처리방식 | |
| JPS58129552A (ja) | 演算処理装置 | |
| JPS62274333A (ja) | デイジタル信号処理回路 | |
| JP2709356B2 (ja) | 画像処理方法 | |
| JP2579321B2 (ja) | バイナリ処理装置 | |
| ES457282A1 (es) | Perfeccionamientos en logicas secuenciales programables. | |
| JPH0831033B2 (ja) | データ処理装置 | |
| US5854919A (en) | Processor and its operation processing method for processing operation having bit width exceeding data width of bit storage unit | |
| KR0126893B1 (ko) | 영상신호의 히스토그램 발생장치 | |
| JP2552087B2 (ja) | 10進乗算処理装置 | |
| JPS58205253A (ja) | 演算装置 | |
| SU578642A1 (ru) | Арифметическое устройство | |
| SU680477A1 (ru) | Арифметическое устройство | |
| JP2652973B2 (ja) | 画像処理装置 | |
| JPH0799545B2 (ja) | パイプラインヒストグラム算出回路 | |
| JP2989830B2 (ja) | ベクトル処理方法 | |
| JPH04211826A (ja) | プログラム演算装置 | |
| JPH0451304A (ja) | 演算装置 | |
| JPH04218834A (ja) | 条件分岐制御回路 | |
| JPS6488839A (en) | Addressing circuit | |
| JPH0517574B2 (cg-RX-API-DMAC7.html) | ||
| JPS59201144A (ja) | 10進数演算回路 | |
| JPH06332670A (ja) | 加算回路付きソート処理装置 | |
| JPH01263812A (ja) | テーブル読み出し回路 | |
| JPH0283734A (ja) | ディジタルシグナルプロセッサの並列処理方式 |