JPS6488839A - Addressing circuit - Google Patents
Addressing circuitInfo
- Publication number
- JPS6488839A JPS6488839A JP62247090A JP24709087A JPS6488839A JP S6488839 A JPS6488839 A JP S6488839A JP 62247090 A JP62247090 A JP 62247090A JP 24709087 A JP24709087 A JP 24709087A JP S6488839 A JPS6488839 A JP S6488839A
- Authority
- JP
- Japan
- Prior art keywords
- binary tree
- tree search
- alu
- memory
- sign
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To perform binary tree search processing in a short time by constituting an addressing circuit so that an address generator generates an address signal based on the sign output of an ALU (arithmetic logic circuit) which is generated at each time of the comparison operation of the ALU. CONSTITUTION:The threshold value of binary tree search is transferred from a memory 1 to a register 10, and data performing the binary tree search processing is stored in a register 9. Subtraction between registers 9 and 10 is performed by an ALU 7, and the sign of the subtraction result is stored in a sign flag 8. In case of binary tree search, an address S4 generated by an address generator 4 based on an instruction S1, a value S2 in the flag 8, and a value S3 in a memory pointer 2 is inputted to the pointer 2 through a selector 3. By this addressing circuit constituted in this manner, assignment of an intruction memory of a digital signal processing processor for the binary tree search processing is reduced.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62247090A JPS6488839A (en) | 1987-09-30 | 1987-09-30 | Addressing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62247090A JPS6488839A (en) | 1987-09-30 | 1987-09-30 | Addressing circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6488839A true JPS6488839A (en) | 1989-04-03 |
Family
ID=17158280
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62247090A Pending JPS6488839A (en) | 1987-09-30 | 1987-09-30 | Addressing circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6488839A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0656599A2 (en) * | 1993-11-04 | 1995-06-07 | Licentia Patent-Verwaltungs-GmbH | Transponder and data communication system |
-
1987
- 1987-09-30 JP JP62247090A patent/JPS6488839A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0656599A2 (en) * | 1993-11-04 | 1995-06-07 | Licentia Patent-Verwaltungs-GmbH | Transponder and data communication system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4785421A (en) | Normalizing circuit | |
| US4228498A (en) | Multibus processor for increasing execution speed using a pipeline effect | |
| JPS60151761A (en) | Memory enabling nibbling and word addressing for accessing data apparatus continued for decimal computation | |
| GB1528332A (en) | Central processing unit employing microprogrammable control in a data processing system | |
| KR890002756A (en) | Data processing accelerator | |
| US4954947A (en) | Instruction processor for processing branch instruction at high speed | |
| US4503511A (en) | Computing system with multifunctional arithmetic logic unit in single integrated circuit | |
| KR19990044925A (en) | Data Extractor and Extraction Method | |
| GB1049689A (en) | Improvements in or relating to data processing systems | |
| EP0540175B1 (en) | Digital signal processing apparatus | |
| FI91107B (en) | Data processing unit | |
| TW325552B (en) | Data processing condition code flags | |
| JPS6488839A (en) | Addressing circuit | |
| US4677584A (en) | Data processing system with an arithmetic logic unit having improved carry look ahead | |
| ES457282A1 (en) | Programmable sequential logic | |
| JPH1091395A (en) | Processor | |
| GB2039108A (en) | Decimal adder/subtractor | |
| US4723258A (en) | Counter circuit | |
| JPS6453273A (en) | Image data memory circuit in image processor | |
| US5086406A (en) | Circuit arrangement for decimal arithmetic | |
| GB1114503A (en) | Improvements in or relating to data handling apparatus | |
| JPS56124954A (en) | Advance control type information processing equipment | |
| ES437893A1 (en) | Data processing equipment | |
| SU578642A1 (en) | Arithmetic device | |
| SU1198532A1 (en) | Operational device for microprocessor computer system |