JPS6225798Y2 - - Google Patents
Info
- Publication number
- JPS6225798Y2 JPS6225798Y2 JP13541681U JP13541681U JPS6225798Y2 JP S6225798 Y2 JPS6225798 Y2 JP S6225798Y2 JP 13541681 U JP13541681 U JP 13541681U JP 13541681 U JP13541681 U JP 13541681U JP S6225798 Y2 JPS6225798 Y2 JP S6225798Y2
- Authority
- JP
- Japan
- Prior art keywords
- data
- frame
- flag
- address
- timer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 15
- 230000004044 response Effects 0.000 claims description 4
- 238000004891 communication Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Bus Control (AREA)
- Computer And Data Communications (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13541681U JPS5839642U (ja) | 1981-09-09 | 1981-09-09 | ダイレクトメモリアクセス制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13541681U JPS5839642U (ja) | 1981-09-09 | 1981-09-09 | ダイレクトメモリアクセス制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5839642U JPS5839642U (ja) | 1983-03-15 |
| JPS6225798Y2 true JPS6225798Y2 (enrdf_load_html_response) | 1987-07-01 |
Family
ID=29928785
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13541681U Granted JPS5839642U (ja) | 1981-09-09 | 1981-09-09 | ダイレクトメモリアクセス制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5839642U (enrdf_load_html_response) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62184830U (enrdf_load_html_response) * | 1986-05-14 | 1987-11-24 |
-
1981
- 1981-09-09 JP JP13541681U patent/JPS5839642U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5839642U (ja) | 1983-03-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR950008226B1 (ko) | 버스트 전송 모드를 갖는 버스 마스터 | |
| JPS5942397B2 (ja) | メモリ・システム | |
| JPS6219011Y2 (enrdf_load_html_response) | ||
| JPS6225798Y2 (enrdf_load_html_response) | ||
| US6487140B2 (en) | Circuit for managing the transfer of data streams from a plurality of sources within a system | |
| JP2624388B2 (ja) | Dma装置 | |
| JP2617575B2 (ja) | データ速度変換回路 | |
| SU1594536A1 (ru) | Устройство дл прерывани программ | |
| SU1667087A1 (ru) | Устройство дл управлени обменом процессора с пам тью | |
| SU525076A1 (ru) | Блок выборки команды | |
| JP2510268B2 (ja) | デ―タ保持回路 | |
| SU1524056A1 (ru) | Устройство дл адресации к пам ти | |
| JP2526042Y2 (ja) | メモリ・レジスタ制御回路 | |
| JPH0733179Y2 (ja) | デイジタル回路の試験用リセツト回路 | |
| SU1608752A1 (ru) | Устройство дл регенерации динамической пам ти | |
| SU1283760A1 (ru) | Устройство дл управлени микропроцессорной системой | |
| JPS6278933A (ja) | 高速伝送用ラインモニタ装置 | |
| JPS6155137B2 (enrdf_load_html_response) | ||
| JPH0430775B2 (enrdf_load_html_response) | ||
| JPS58184188A (ja) | デイスプレイデ−タの読み出し・書き込み方式 | |
| JPH02127891A (ja) | デジタル回線使用中制御回路 | |
| JPH02306725A (ja) | コード変換方法及びその装置 | |
| JPH03240150A (ja) | データ受信装置 | |
| JPS6320554A (ja) | メモリエラ−検出訂正回路 | |
| JPS6334491B2 (enrdf_load_html_response) |