JPS62254257A - データ転送装置における割込制御装置 - Google Patents

データ転送装置における割込制御装置

Info

Publication number
JPS62254257A
JPS62254257A JP9007886A JP9007886A JPS62254257A JP S62254257 A JPS62254257 A JP S62254257A JP 9007886 A JP9007886 A JP 9007886A JP 9007886 A JP9007886 A JP 9007886A JP S62254257 A JPS62254257 A JP S62254257A
Authority
JP
Japan
Prior art keywords
processing
time
processor
interrupt
host processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9007886A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0560622B2 (enrdf_load_stackoverflow
Inventor
Hiroyuki Kaneda
裕之 金田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP9007886A priority Critical patent/JPS62254257A/ja
Publication of JPS62254257A publication Critical patent/JPS62254257A/ja
Publication of JPH0560622B2 publication Critical patent/JPH0560622B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Multi Processors (AREA)
JP9007886A 1986-04-21 1986-04-21 データ転送装置における割込制御装置 Granted JPS62254257A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9007886A JPS62254257A (ja) 1986-04-21 1986-04-21 データ転送装置における割込制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9007886A JPS62254257A (ja) 1986-04-21 1986-04-21 データ転送装置における割込制御装置

Publications (2)

Publication Number Publication Date
JPS62254257A true JPS62254257A (ja) 1987-11-06
JPH0560622B2 JPH0560622B2 (enrdf_load_stackoverflow) 1993-09-02

Family

ID=13988486

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9007886A Granted JPS62254257A (ja) 1986-04-21 1986-04-21 データ転送装置における割込制御装置

Country Status (1)

Country Link
JP (1) JPS62254257A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH022580A (ja) * 1988-06-13 1990-01-08 Fuji Xerox Co Ltd 記録装置の通信方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH022580A (ja) * 1988-06-13 1990-01-08 Fuji Xerox Co Ltd 記録装置の通信方式

Also Published As

Publication number Publication date
JPH0560622B2 (enrdf_load_stackoverflow) 1993-09-02

Similar Documents

Publication Publication Date Title
JP2829091B2 (ja) データ処理システム
US5937200A (en) Using firmware to enhance the functionality of a controller
JPS5841538B2 (ja) マルチプロセツサシステム ノ ユウセンセイギヨホウシキ
JP2870254B2 (ja) 仮想計算機の入出力割り込み処理方式
JPS62184544A (ja) 仮想計算機システム
JPH0277867A (ja) マルチプロセッサシステム
JPS62254257A (ja) データ転送装置における割込制御装置
JPS63158657A (ja) コ・プロセツサ制御方式
US8151028B2 (en) Information processing apparatus and control method thereof
JPH0431421B2 (enrdf_load_stackoverflow)
JPS6239789B2 (enrdf_load_stackoverflow)
JPS6223895B2 (enrdf_load_stackoverflow)
JP2723388B2 (ja) プロセッサモジュールの内部バス制御方法及び情処理装置
JP3903688B2 (ja) バンク切替システム
JPH01142962A (ja) データ転送制御方式
JPH0424733B2 (enrdf_load_stackoverflow)
JPH01316851A (ja) チャネル制御方式
JPH01217535A (ja) 付加プロセツサユニツトの制御方法
JPS5812615B2 (ja) マイクロプロセツサ制御によるワ−クステ−シヨンアダプタ
JPS6111867A (ja) インタフエ−ス制御における異常処理方式
JPH02190955A (ja) 入出力制御方式
JPH0519174B2 (enrdf_load_stackoverflow)
JPH0690698B2 (ja) チャネル装置制御方式
JPH01312658A (ja) 計算機システム
JPH01258139A (ja) プログラムデバッグ方式