JPS62204356A - 多重チャネル処理装置 - Google Patents

多重チャネル処理装置

Info

Publication number
JPS62204356A
JPS62204356A JP4812486A JP4812486A JPS62204356A JP S62204356 A JPS62204356 A JP S62204356A JP 4812486 A JP4812486 A JP 4812486A JP 4812486 A JP4812486 A JP 4812486A JP S62204356 A JPS62204356 A JP S62204356A
Authority
JP
Japan
Prior art keywords
processor
buffer
processing
individual
processing request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4812486A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0510697B2 (enExample
Inventor
Satoshi Sugiura
聡 杉浦
Hiroyuki Egawa
江川　博之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4812486A priority Critical patent/JPS62204356A/ja
Publication of JPS62204356A publication Critical patent/JPS62204356A/ja
Publication of JPH0510697B2 publication Critical patent/JPH0510697B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP4812486A 1986-03-04 1986-03-04 多重チャネル処理装置 Granted JPS62204356A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4812486A JPS62204356A (ja) 1986-03-04 1986-03-04 多重チャネル処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4812486A JPS62204356A (ja) 1986-03-04 1986-03-04 多重チャネル処理装置

Publications (2)

Publication Number Publication Date
JPS62204356A true JPS62204356A (ja) 1987-09-09
JPH0510697B2 JPH0510697B2 (enExample) 1993-02-10

Family

ID=12794580

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4812486A Granted JPS62204356A (ja) 1986-03-04 1986-03-04 多重チャネル処理装置

Country Status (1)

Country Link
JP (1) JPS62204356A (enExample)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5876928A (ja) * 1981-10-30 1983-05-10 Hitachi Ltd 多重制御装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5876928A (ja) * 1981-10-30 1983-05-10 Hitachi Ltd 多重制御装置

Also Published As

Publication number Publication date
JPH0510697B2 (enExample) 1993-02-10

Similar Documents

Publication Publication Date Title
EP0550164A1 (en) Method and apparatus for interleaving multiple-channel DMA operations
CN113468084B (zh) 一种多模式dma数据传输系统
EP0550163A1 (en) Circuit architecture for supporting multiple-channel DMA operations
JPS623362A (ja) デ−タ受信方式
US20150268985A1 (en) Low Latency Data Delivery
JPS62204356A (ja) 多重チャネル処理装置
JP2001067298A (ja) ハブ及びポート・アーキテクチャーを有する転送制御装置における低速ポートについての障害を防止するための書込み要求キューの使用
US6708259B1 (en) Programmable wake up of memory transfer controllers in a memory transfer engine
EP0376003A2 (en) Multiprocessing system with interprocessor communications facility
JPH01191967A (ja) データ通信処理方式
JPH06250965A (ja) 入出力制御装置
JPH0743687B2 (ja) データ記憶サブシステム
JPH056333A (ja) マルチプロセサシステム
JPH0145657B2 (enExample)
JPH0460257B2 (enExample)
JPS63231668A (ja) 割込みキユ−制御方式
KR920009447B1 (ko) 다중처리 시스템에서의 입출력 전담 처리장치.
JPS60136853A (ja) デ−タ転送方式
JPS60252977A (ja) 情報処理装置
JPH04274524A (ja) プロセス間通信制御方式
JPH01142962A (ja) データ転送制御方式
JPH01302448A (ja) 情報処理装置
JPH07334453A (ja) メモリアクセスシステム
JPH02190956A (ja) メツセージ・バツフア・システム
JPH03263154A (ja) データ処理方法