JPS62174852A - デ−タ伝送システムにおける受信制御方式 - Google Patents

デ−タ伝送システムにおける受信制御方式

Info

Publication number
JPS62174852A
JPS62174852A JP61017135A JP1713586A JPS62174852A JP S62174852 A JPS62174852 A JP S62174852A JP 61017135 A JP61017135 A JP 61017135A JP 1713586 A JP1713586 A JP 1713586A JP S62174852 A JPS62174852 A JP S62174852A
Authority
JP
Japan
Prior art keywords
data
transmission
reception
buffer memory
receiving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61017135A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0476148B2 (enrdf_load_stackoverflow
Inventor
Akira Noguchi
明 野口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61017135A priority Critical patent/JPS62174852A/ja
Publication of JPS62174852A publication Critical patent/JPS62174852A/ja
Publication of JPH0476148B2 publication Critical patent/JPH0476148B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
JP61017135A 1986-01-28 1986-01-28 デ−タ伝送システムにおける受信制御方式 Granted JPS62174852A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61017135A JPS62174852A (ja) 1986-01-28 1986-01-28 デ−タ伝送システムにおける受信制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61017135A JPS62174852A (ja) 1986-01-28 1986-01-28 デ−タ伝送システムにおける受信制御方式

Publications (2)

Publication Number Publication Date
JPS62174852A true JPS62174852A (ja) 1987-07-31
JPH0476148B2 JPH0476148B2 (enrdf_load_stackoverflow) 1992-12-02

Family

ID=11935579

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61017135A Granted JPS62174852A (ja) 1986-01-28 1986-01-28 デ−タ伝送システムにおける受信制御方式

Country Status (1)

Country Link
JP (1) JPS62174852A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01120656A (ja) * 1987-11-04 1989-05-12 Nec Corp 送受信データ処理装置
JPH04233055A (ja) * 1990-06-29 1992-08-21 Digital Equip Corp <Dec> 端末装置サーバアーキテクチャ

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01120656A (ja) * 1987-11-04 1989-05-12 Nec Corp 送受信データ処理装置
JPH04233055A (ja) * 1990-06-29 1992-08-21 Digital Equip Corp <Dec> 端末装置サーバアーキテクチャ

Also Published As

Publication number Publication date
JPH0476148B2 (enrdf_load_stackoverflow) 1992-12-02

Similar Documents

Publication Publication Date Title
EP0676695B1 (en) Clock fault detection circuit
US5664223A (en) System for independently transferring data using two independently controlled DMA engines coupled between a FIFO buffer and two separate buses respectively
EP0676700A1 (en) Method and apparatus for managing packet fifos
KR880001167B1 (ko) 외부 기억 장치 제어용 회로
JPH0691513B2 (ja) データ伝送誤り検出方式
JPS62174852A (ja) デ−タ伝送システムにおける受信制御方式
JP3338791B2 (ja) 送信バッファ回路
JPH0115100B2 (enrdf_load_stackoverflow)
KR101371506B1 (ko) 프로세서간 데이터 처리 시스템에서 교착상태 회피 방법
KR100211960B1 (ko) 패리티 방식을 이용한 프레임 구별방법
JPS6256545B2 (enrdf_load_stackoverflow)
JP2945123B2 (ja) 通信システム
EP0676697A1 (en) Message data error detection circuit
JPS6240558A (ja) 通信処理装置
JPH02257237A (ja) バス結合装置
JPH01140357A (ja) メモリアクセス制御装置
JPS6159944A (ja) 順序番号チエツク方式
JPH01116747A (ja) キャッシュｌｓｉ
JPS61165160A (ja) バス制御方式
JPH01125627A (ja) モジュール異常チェック方式
JPH0399337A (ja) データ処理ユニットの診断方法、データ処理ユニット、データ処理システム
JPH0324601A (ja) 制御方法
JPS62138921A (ja) デ−タ・オ−バラン発生位置認識装置
JPH02297650A (ja) 受信装置
JPH07107137A (ja) 多重伝送システムの通信方法及びその装置