JPS62136838A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS62136838A
JPS62136838A JP60278649A JP27864985A JPS62136838A JP S62136838 A JPS62136838 A JP S62136838A JP 60278649 A JP60278649 A JP 60278649A JP 27864985 A JP27864985 A JP 27864985A JP S62136838 A JPS62136838 A JP S62136838A
Authority
JP
Japan
Prior art keywords
electrode
layer
semiconductor chip
barrier layer
electrode layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60278649A
Other languages
English (en)
Inventor
Kazumichi Machida
一道 町田
Saneyasu Hirota
弘田 実保
Masaaki Shimotomai
下斗米 将昭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP60278649A priority Critical patent/JPS62136838A/ja
Publication of JPS62136838A publication Critical patent/JPS62136838A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05075Plural internal layers
    • H01L2224/0508Plural internal layers being stacked
    • H01L2224/05082Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05157Cobalt [Co] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4807Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • H01L2224/48453Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85181Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、半導体装置に関し、特にICやトランジス
タなど、半導体チップ上の電極とリードとを金属ワイヤ
を用いて結線して構成される半導体装置に関するもので
ある。
〔従来の技術〕
第3図は従来のこの種の半導体装置におけるワイヤボン
ディング方法を模式的に示したものである。図において
、■は金ワイヤ、2は半導体チップ、3は半導体チップ
2上に形成されたアルミ電極、4は恨めつき等の表面処
理が施された銅合金リード、5はボンディングツールで
あるキャピラリチップである。
従来のワイヤボンディング方法では、金ワイヤ1の先端
をアーク入熱で溶融させ、これを凝固させてボール部1
aを形成し、このボール部1aをアルミ電極3にボール
ボンディングした後(第3図(al、 (b)参照)、
金ワイヤlの他端側をリード4にステッチボンディング
接合するようにしており(第3図(C)、 (d)参照
)、又ワイヤ1の接合には主として超音波併用熱圧着方
式が用いられている。
またこの種の半導体装置においては、半導体チップ2と
アルミ電極3との密着性及びオーミックコンタクト性を
確保することが要求され、そのため従来は、半導体チッ
プ2上にアルミ電極を蒸着した後、これに450℃、3
0分程度の熱処理を施し、半導体チップ2とアルミ電極
3とを密着させるとともに、両者のオーミックコンタク
ト性を確保するようにしていた。
〔発明が解決しようとする問題点〕
以上のように従来のこの種の半導体装置においては、ボ
ンディング用金属ワイヤとして金ワイヤが使用されてい
るが、この場合コストが高くつくことと、半導体チップ
2上のアルミ電極3との接合部の長期信頼性が低いとい
う欠点があるため、金に代わる材料及びそのボンディン
グ技術が種々検討されている。
ここで材料原価低減及び素子の長期信頼性向上という観
点から、金属ワイヤを金から銅に代える場合について考
える。金属ワイヤを電極にボンディングする場合、良好
な接合状態を得るためには金属ワイヤの硬さと電極の硬
さとが近似しているのが望ましい。
しかるに一般の銅ワイヤの硬さはビッカース硬さでHv
60以上であるのに対し、従来の半導体チップ上のアル
ミ電極はその製造方法に起因して焼鈍軟化され、その硬
さはビッカース硬さでHv35〜40程度であり、従っ
て一般の銅ワイヤをそのまま従来のアルミ電極に接合し
ようとするとボンディング性が悪いという問題が生じ、
この問題を解消するため超音波出力を増大させると、第
4図に示されるように、アルミ電極3aが接合部周囲に
排斥されて銅ワイヤ10のボールloaが半導体チップ
2に当り、電極3及び半導体チ・ノブ2が損傷を受ける
おそれがある。
この発明は、以上のような問題点を鑑み、電極及び半導
体チップが損傷を受けることなく、金属ワイヤと電極と
を良好に接合できる半導体装置を提供することを目的と
している。
〔問題点を解決するための手段〕
そこでこの発明は、半導体チップ上の電極とリードを金
属ワイヤを用いて結線してなる半導体装置において、電
極を下側電橋層、バリア層及び上側電極層からなる3N
構造とし、バリア層を電極層より硬くかつ拡散しにくい
材料を用いて形成したものである。
〔作用〕
この発明において、電極をバリア層を有する3層構造と
したことから、超音波振動によって上側電極層が接合部
外周に排斥されても、銅ワイヤのボールが半導体チップ
に当たることはな(、下側電極層が排斥されることもな
い。
〔実施例〕
以下、本発明の実施例を図について説明する。
第1図及び第2図は本発明の一実施例による半導体装置
を示す0図において、第3図及び第4図と同一符号は同
図と同一のものを示し、10は銅ワイヤ、10aはボー
ル、13は下側電極層13a、バリア層13b及び上側
電極層13cによって構成された電極で、上記下側及び
上側の両電極層13a、13cはアルミニウムを用いて
形成され、上記バリア層13bは電極Ji13a、13
cより硬くかつ拡散しにくい材料であるクロムを用いて
形成されている。ここでバリア層13bを拡散しにくい
材料としたのは、電極13のアルミニウムあるいは銅ワ
イヤ10のボール10aと反応して金属間化合物層を生
成しないようにするためである。
次に作用効果について説明する。
本装置を製造する場合、まず半導体チップ2上に蒸着法
によってアルミニウム膜を蒸着して下側電極層13aを
形成し、該下側電極層13a上にこれも蒸着法によって
クロム膜を蒸着してバリア層13bを形成し、さらに該
バリア層13b上に蒸着法によってアルミニウム膜を蒸
着して上側電極層13cを形成し、こうして3層構造の
電極13が形成されると、後は従来と同様のワイヤボン
ディング方法によって、即ちキャピラリチップ5を用い
かつ超音波振動によって半導体チップ2上の電極13に
銅ワイヤ10のボール10aをボールボンディングする
とともに、リード4に銅ワイヤ1の他端側をステッチボ
ンディングする。
以上のような本実施例の装置では、半導体チップの電極
をバリア層を有する3層構造としたので、超音波振動に
よって上側電極層が接合部周囲に排斥されてもボールは
バリア層に当たり、ボールが半導体チップに当たること
はなく、半導体チップの損傷を防止でき、又下側電極層
が接合部外周に排斥されることはなく、電極の損傷を防
止できる。
また本装置では、電極及び半導体チップの損傷を防止で
きるようにしたので、比較的大きな超音波出力でもって
ポールボンディングを行なうことができ、銅ワイヤと電
極とを良好に接合でき、その結実現在ワイヤボンディン
グに用いられている金ワイヤに代えて、低廉な銅ワイヤ
の使用が可能となり、大幅な材料原価低減及び接合部の
長期信転性向上が実現できる。
なお上記実施例では金属ワイヤとして鯛ワイヤを用いた
場合について説明したが、この金属ワイヤの材料はパラ
ジウム、アルミニウム、銀あるいはこれらの低元素添加
合金、又は低元素添加鋼合金であってもよい。また電極
のバリア層はクロム以外であってもよく、いずれにして
も電極層より硬くかつ拡散しにくい材料を用いて形成す
ればよい。
〔発明の効果〕
以上のように本発明によれば、半導体チップ上の電極と
リードを金属ワイヤを用いて結線してなる半導体装置に
おいて、電極を下側電極層、バリア層及び上側電極層か
らなる3層構造とし、バリア層を電極層より硬くかつ拡
散しに(い材料を用いて形成したので、電極及び半導体
チップが損傷を受けることなく、金属ワイヤと電極とを
良好に接合でき、金ワイヤに代えて低廉な金属ワイヤの
使用が可能になるという効果がある。
【図面の簡単な説明】
第1図は本発明の一実施例による半導体装置の構成図、
第2図は上記装置の要部構成図、第3図(al〜(d)
は各々ワイヤボンディング方法を示す模式図、第4図は
発明が解決しようとする問題点を説明するための図であ
る。 2・・・半導体チップ、4・・・リード、lO・・・銅
ワイヤ(金属ワイヤ)、13・・・電極、13a・・・
下側電極層、13b・・・バリア層、13C・・・上側
電極層。 なお図中同一符号は同−又は相当部分を示す。

Claims (1)

    【特許請求の範囲】
  1. (1)半導体チップ上の電極とリードとを金属ワイヤを
    用いて結線してなる半導体装置において、上記電極を、
    下側電極層及び上側電極層と、該両電極層間に介設され
    該両電極層より硬くかつ拡散しにくい材料を用いて形成
    されたバリア層とによって構成したことを特徴とする半
    導体装置。
JP60278649A 1985-12-10 1985-12-10 半導体装置 Pending JPS62136838A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60278649A JPS62136838A (ja) 1985-12-10 1985-12-10 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60278649A JPS62136838A (ja) 1985-12-10 1985-12-10 半導体装置

Publications (1)

Publication Number Publication Date
JPS62136838A true JPS62136838A (ja) 1987-06-19

Family

ID=17600218

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60278649A Pending JPS62136838A (ja) 1985-12-10 1985-12-10 半導体装置

Country Status (1)

Country Link
JP (1) JPS62136838A (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63148646A (ja) * 1986-12-12 1988-06-21 Toshiba Corp 半導体装置
US5994212A (en) * 1996-07-15 1999-11-30 Matsushita Electronics Corporation Semiconductor device and method of manufacturing the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5771139A (en) * 1980-10-20 1982-05-01 Mitsubishi Electric Corp Semiconductor device
JPS58192337A (ja) * 1982-05-07 1983-11-09 Hitachi Ltd 半導体装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5771139A (en) * 1980-10-20 1982-05-01 Mitsubishi Electric Corp Semiconductor device
JPS58192337A (ja) * 1982-05-07 1983-11-09 Hitachi Ltd 半導体装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63148646A (ja) * 1986-12-12 1988-06-21 Toshiba Corp 半導体装置
US5994212A (en) * 1996-07-15 1999-11-30 Matsushita Electronics Corporation Semiconductor device and method of manufacturing the same

Similar Documents

Publication Publication Date Title
JPH04326534A (ja) 半導体装置のチップボンディング方法
JPH08264697A (ja) 半導体リードフレーム構造およびその製造方法
JPH02123685A (ja) 金を含むワイヤを半田に接着する方法
JPS61204953A (ja) ハ−メチツクシ−ルカバ−及びその製造方法
JP2979086B2 (ja) 金属ラミネートおよびそれを用いた熱圧着電子パワーチップ構造
JPS62136838A (ja) 半導体装置
JPS62136839A (ja) 半導体装置
JPS62136835A (ja) 半導体装置の製造方法
JPH02114545A (ja) ワイヤボンディング接続方法
JPH03274755A (ja) 樹脂封止半導体装置とその製造方法
JPS6143461A (ja) 薄膜多層配線基板
JP3160555B2 (ja) 半導体装置およびその製造方法
JPH04255237A (ja) 半導体装置の製造方法
JPH01318236A (ja) 半導体装置
JPS615561A (ja) 半導体装置
JPS6211784B2 (ja)
JPS62136836A (ja) 半導体装置の製造方法
JPH0567069B2 (ja)
JPH01244653A (ja) 半導体装置
JPS63293951A (ja) 半導体素子電極構造
JPH01253940A (ja) 半導体装置
JPS62105457A (ja) 半導体装置
JPS5934148Y2 (ja) 双方向性サイリスタ
JPS62136843A (ja) ワイヤボンデイング方法
JPS61231731A (ja) 半導体装置の製造方法