JPS6160465B2 - - Google Patents

Info

Publication number
JPS6160465B2
JPS6160465B2 JP57145908A JP14590882A JPS6160465B2 JP S6160465 B2 JPS6160465 B2 JP S6160465B2 JP 57145908 A JP57145908 A JP 57145908A JP 14590882 A JP14590882 A JP 14590882A JP S6160465 B2 JPS6160465 B2 JP S6160465B2
Authority
JP
Japan
Prior art keywords
board
common function
boards
function block
block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57145908A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5935221A (ja
Inventor
Shunji Morita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP57145908A priority Critical patent/JPS5935221A/ja
Publication of JPS5935221A publication Critical patent/JPS5935221A/ja
Publication of JPS6160465B2 publication Critical patent/JPS6160465B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
JP57145908A 1982-08-21 1982-08-21 コンピユ−タシステムにおける異種ボ−ド判別方式 Granted JPS5935221A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57145908A JPS5935221A (ja) 1982-08-21 1982-08-21 コンピユ−タシステムにおける異種ボ−ド判別方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57145908A JPS5935221A (ja) 1982-08-21 1982-08-21 コンピユ−タシステムにおける異種ボ−ド判別方式

Publications (2)

Publication Number Publication Date
JPS5935221A JPS5935221A (ja) 1984-02-25
JPS6160465B2 true JPS6160465B2 (it) 1986-12-20

Family

ID=15395843

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57145908A Granted JPS5935221A (ja) 1982-08-21 1982-08-21 コンピユ−タシステムにおける異種ボ−ド判別方式

Country Status (1)

Country Link
JP (1) JPS5935221A (it)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6116316A (ja) * 1984-06-29 1986-01-24 Fuji Facom Corp プリント板の設定回路
JPH0736845Y2 (ja) * 1988-05-18 1995-08-23 豊田合成株式会社 自動車用ウエザストリップの接続部構造

Also Published As

Publication number Publication date
JPS5935221A (ja) 1984-02-25

Similar Documents

Publication Publication Date Title
US6112271A (en) Multiconfiguration backplane
JPS6235702B2 (it)
US7007126B2 (en) Accessing a primary bus messaging unit from a secondary bus through a PCI bridge
US5163145A (en) Circuit for determining between a first or second type CPU at reset by examining upper M bits of initial memory reference
JPH0250499B2 (it)
JPH1055331A (ja) プログラム可能な読み出し／書き込みアクセス信号とその方法
US5761461A (en) Method and system for preventing peripheral component interconnect (PCI) peer-to-peer access across multiple PCI host bridges within a data processing system
JPS6160465B2 (it)
EP0810528B1 (en) Apparatus for DMA-slave emulation on a computer systems bus
JP3930629B2 (ja) Ｆｐｍメモリ・デバイス用に設計されたメモリ・システムにおいてｅｄｏメモリ・デバイスを使用するための方法および装置
JPS60502073A (ja) ワンチツプ・マイクロプロセツサを結合する回路装置
JPS6045862A (ja) 共有メモリ装置
JPS633350A (ja) 半導体記憶装置
JP3373535B2 (ja) 電子計算機におけるアドレス変換方式
JPS588338A (ja) メモリ・システムにおけるバス制御回路
JPS605369A (ja) メモリ制御方式
JPS63104155A (ja) 電子計算機
JPS5824813B2 (ja) デ−タ処理装置
JPS6385958A (ja) システム制御方式
JPS60246450A (ja) メモリプロテクト装置
JPS58182776A (ja) Ｃｐｕのインタ−フエ−ス
JPH0293821A (ja) スキャナプリンタ付きパーソナルコンピュータ
JPH04170661A (ja) マイクロプロセッサシステム
JPH02144653A (ja) データ処理装置
JPH03283188A (ja) メモリ・システム