JPS6155777B2 - - Google Patents

Info

Publication number
JPS6155777B2
JPS6155777B2 JP54093760A JP9376079A JPS6155777B2 JP S6155777 B2 JPS6155777 B2 JP S6155777B2 JP 54093760 A JP54093760 A JP 54093760A JP 9376079 A JP9376079 A JP 9376079A JP S6155777 B2 JPS6155777 B2 JP S6155777B2
Authority
JP
Japan
Prior art keywords
film
electrode
photoresist
resin
resin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54093760A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5618446A (en
Inventor
Hiroaki Okudaira
Toshio Kobayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP9376079A priority Critical patent/JPS5618446A/ja
Publication of JPS5618446A publication Critical patent/JPS5618446A/ja
Publication of JPS6155777B2 publication Critical patent/JPS6155777B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Printers Or Recording Devices Using Electromagnetic And Radiation Means (AREA)
JP9376079A 1979-07-25 1979-07-25 Formation of spherical salient electrode Granted JPS5618446A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9376079A JPS5618446A (en) 1979-07-25 1979-07-25 Formation of spherical salient electrode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9376079A JPS5618446A (en) 1979-07-25 1979-07-25 Formation of spherical salient electrode

Publications (2)

Publication Number Publication Date
JPS5618446A JPS5618446A (en) 1981-02-21
JPS6155777B2 true JPS6155777B2 (enExample) 1986-11-29

Family

ID=14091380

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9376079A Granted JPS5618446A (en) 1979-07-25 1979-07-25 Formation of spherical salient electrode

Country Status (1)

Country Link
JP (1) JPS5618446A (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60183315A (ja) * 1984-02-27 1985-09-18 共和機械株式会社 卵の定量包装方法
JPH02244722A (ja) * 1989-03-17 1990-09-28 Casio Comput Co Ltd 半導体素子のバンプ電極形成方法
US5244833A (en) * 1989-07-26 1993-09-14 International Business Machines Corporation Method for manufacturing an integrated circuit chip bump electrode using a polymer layer and a photoresist layer
US5376584A (en) * 1992-12-31 1994-12-27 International Business Machines Corporation Process of making pad structure for solder ball limiting metallurgy having reduced edge stress

Also Published As

Publication number Publication date
JPS5618446A (en) 1981-02-21

Similar Documents

Publication Publication Date Title
US2443119A (en) Process of producing predetermined metallic patterns
US6606792B1 (en) Process to manufacturing tight tolerance embedded elements for printed circuit boards
US7520053B2 (en) Method for manufacturing a bump-attached wiring circuit board
JPS6155777B2 (enExample)
JP3216130B2 (ja) 接続構造体の製造方法
JPH0621611A (ja) プリント配線板の製造方法
JPS604221A (ja) 半導体装置の製造方法
JPS5864616A (ja) 薄膜磁気ヘツドの製造方法
JP2002280732A (ja) 回路付サスペンション基板、その接続端子部の製造方法およびその接続端子部の接続方法および接続構造
JP3879132B2 (ja) プリント配線板の製造方法およびプリント配線板
JP2720511B2 (ja) ヴィアフィル形成方法
KR950000399B1 (ko) 인쇄회로 기판 형성방법
JP2779853B2 (ja) インナーリードと電子部品との接続中間体の製造方法
JPS58105560A (ja) 中間支持バンドの製造方法
JPH01107597A (ja) 多層配線基板の信号配線形成方法
JPS6022501B2 (ja) 半導体装置の製造方法
JPS5845810B2 (ja) パタ−ンの形成方法
JPH08335635A (ja) エアブリッジ構造及びエアブリッジ形成方法
JP2001115293A (ja) 微細形状部品の製造方法
JPS6072249A (ja) 集積回路の製造方法
JPS5816556A (ja) 半導体装置の製造方法
JPH01135027A (ja) エッチング法
JPH04348592A (ja) 薄膜回路基板の製造方法
JPS62290192A (ja) 印刷配線板の製造方法
JPS6239557B2 (enExample)