JPS6144431Y2 - - Google Patents
Info
- Publication number
- JPS6144431Y2 JPS6144431Y2 JP1980132701U JP13270180U JPS6144431Y2 JP S6144431 Y2 JPS6144431 Y2 JP S6144431Y2 JP 1980132701 U JP1980132701 U JP 1980132701U JP 13270180 U JP13270180 U JP 13270180U JP S6144431 Y2 JPS6144431 Y2 JP S6144431Y2
- Authority
- JP
- Japan
- Prior art keywords
- tape
- mold
- chip
- cutting
- lead
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 26
- 238000000465 moulding Methods 0.000 claims description 19
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 claims description 10
- 239000004020 conductor Substances 0.000 claims description 3
- 238000000034 method Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1980132701U JPS6144431Y2 (de) | 1980-09-17 | 1980-09-17 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1980132701U JPS6144431Y2 (de) | 1980-09-17 | 1980-09-17 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5755953U JPS5755953U (de) | 1982-04-01 |
JPS6144431Y2 true JPS6144431Y2 (de) | 1986-12-15 |
Family
ID=29492933
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1980132701U Expired JPS6144431Y2 (de) | 1980-09-17 | 1980-09-17 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6144431Y2 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5986287A (ja) * | 1982-11-08 | 1984-05-18 | 株式会社新川 | アウタ−リ−ドボンデイング装置 |
JP2709484B2 (ja) * | 1988-09-17 | 1998-02-04 | ローム株式会社 | 半導体装置の製造方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52105779A (en) * | 1976-03-01 | 1977-09-05 | Dainippon Screen Mfg | Device for bonding outer lead |
JPS5449069A (en) * | 1977-09-27 | 1979-04-18 | Nec Corp | Method and device for lead correction |
-
1980
- 1980-09-17 JP JP1980132701U patent/JPS6144431Y2/ja not_active Expired
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52105779A (en) * | 1976-03-01 | 1977-09-05 | Dainippon Screen Mfg | Device for bonding outer lead |
JPS5449069A (en) * | 1977-09-27 | 1979-04-18 | Nec Corp | Method and device for lead correction |
Also Published As
Publication number | Publication date |
---|---|
JPS5755953U (de) | 1982-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3724068A (en) | Semiconductor chip packaging apparatus and method | |
JP2855719B2 (ja) | 半導体装置 | |
US6281044B1 (en) | Method and system for fabricating semiconductor components | |
KR20030019082A (ko) | 회로 장치의 제조 방법 | |
JPS6144431Y2 (de) | ||
JP2581748B2 (ja) | リードワイヤボンディング装置及び方法 | |
US3387359A (en) | Method of producing semiconductor devices | |
US5231756A (en) | Process for manufacturing a multi-layer lead frame | |
JPH02273944A (ja) | リード付き半導体素子の製造方法 | |
JPH0539630Y2 (de) | ||
JPH08203962A (ja) | チップ位置決め装置、チップステージおよびインナリードボンディング装置ならびに方法 | |
JPH0129793Y2 (de) | ||
USRE35353E (en) | Process for manufacturing a multi-layer lead frame | |
JPS6364900B2 (de) | ||
JP2841761B2 (ja) | フイルムキヤリアテープの打抜方法 | |
JPH05144862A (ja) | タブデバイスのモールドプレス装置 | |
JP3223071B2 (ja) | 材料片供給方法および材料片の製造方法 | |
JPH03222441A (ja) | 半導体モジュールの製造方法 | |
KR0119728Y1 (ko) | 테이프 부착 장치 | |
JPS5933975B2 (ja) | 半導体搭載装置 | |
JPH05291355A (ja) | ボンディング方法及び装置 | |
JPH03217089A (ja) | Ic部品の切断分離方法 | |
JPH0258241A (ja) | 半導体チップの組立方法 | |
JPH0135473Y2 (de) | ||
JPS5882554A (ja) | フイルム基板 |