JPS6138912B2 - - Google Patents
Info
- Publication number
- JPS6138912B2 JPS6138912B2 JP12039979A JP12039979A JPS6138912B2 JP S6138912 B2 JPS6138912 B2 JP S6138912B2 JP 12039979 A JP12039979 A JP 12039979A JP 12039979 A JP12039979 A JP 12039979A JP S6138912 B2 JPS6138912 B2 JP S6138912B2
- Authority
- JP
- Japan
- Prior art keywords
- frame
- bits
- input
- output
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 24
- 238000006243 chemical reaction Methods 0.000 claims description 17
- 230000001360 synchronised effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 9
- 102100020746 Dolichol-phosphate mannosyltransferase subunit 1 Human genes 0.000 description 4
- 101000932202 Homo sapiens Dolichol-phosphate mannosyltransferase subunit 1 Proteins 0.000 description 4
- 101150018840 SPM1 gene Proteins 0.000 description 4
- 101100335888 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) GAL83 gene Proteins 0.000 description 4
- IORPOFJLSIHJOG-UHFFFAOYSA-N 3,7-dimethyl-1-prop-2-ynylpurine-2,6-dione Chemical compound CN1C(=O)N(CC#C)C(=O)C2=C1N=CN2C IORPOFJLSIHJOG-UHFFFAOYSA-N 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- -1 SPM0 Proteins 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Time-Division Multiplex Systems (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12039979A JPS5644292A (en) | 1979-09-19 | 1979-09-19 | Time slot converting device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12039979A JPS5644292A (en) | 1979-09-19 | 1979-09-19 | Time slot converting device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5644292A JPS5644292A (en) | 1981-04-23 |
| JPS6138912B2 true JPS6138912B2 (enrdf_load_stackoverflow) | 1986-09-01 |
Family
ID=14785240
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12039979A Granted JPS5644292A (en) | 1979-09-19 | 1979-09-19 | Time slot converting device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5644292A (enrdf_load_stackoverflow) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59108496A (ja) * | 1982-12-14 | 1984-06-22 | Japan Radio Co Ltd | 時分割交換方式 |
| JPS6065640A (ja) * | 1983-09-20 | 1985-04-15 | Mitsubishi Electric Corp | 交換装置 |
| JPH0695794B2 (ja) * | 1983-11-11 | 1994-11-24 | 日本無線株式会社 | 時分割交換方式 |
| JPS61276498A (ja) * | 1985-05-31 | 1986-12-06 | Fujitsu Ltd | フレ−ム内タイムスロツトデ−タ交換方式 |
-
1979
- 1979-09-19 JP JP12039979A patent/JPS5644292A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5644292A (en) | 1981-04-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4771420A (en) | Time slot interchange digital switched matrix | |
| US4206322A (en) | Time-division switching system for multirate data | |
| JPH0476280B2 (enrdf_load_stackoverflow) | ||
| US7492760B1 (en) | Memory egress self selection architecture | |
| JPS6410159B2 (enrdf_load_stackoverflow) | ||
| US4713804A (en) | Method and device for converting digital channel multiframes into packet multiframes | |
| US7415048B2 (en) | Differential delay compensation | |
| JPS6138912B2 (enrdf_load_stackoverflow) | ||
| CA1268868A (en) | Arrangement for processing received data in tdma communications system and method therefor | |
| GB1270472A (en) | High-capacity time division multiplex switching network having blocking characteristics | |
| US3999162A (en) | Time-division multiplex switching circuitry | |
| US7016346B1 (en) | Apparatus and method for converting data in serial format to parallel format and vice versa | |
| JP2601219B2 (ja) | 多重化装置 | |
| JPS6219120B2 (enrdf_load_stackoverflow) | ||
| JP3062241B2 (ja) | パケット組立装置 | |
| JPS6129226A (ja) | チヤネルデ−タ分離装置 | |
| JPS61121597A (ja) | 時分割通話路方式及び装置 | |
| JPS63310298A (ja) | タイムスロット入替え装置 | |
| JP2778736B2 (ja) | 回線設定回路 | |
| SU970465A1 (ru) | Запоминающее устройство | |
| JP2536007B2 (ja) | ル―ティング情報生成方式 | |
| JP2970468B2 (ja) | 位相吸収機能付スイッチ回路 | |
| JP2508861B2 (ja) | ワ―ド多重時間スイッチ | |
| JP2725700B2 (ja) | 時分割多元交換方式 | |
| JPS636184B2 (enrdf_load_stackoverflow) |