JPS6136661B2 - - Google Patents

Info

Publication number
JPS6136661B2
JPS6136661B2 JP56104236A JP10423681A JPS6136661B2 JP S6136661 B2 JPS6136661 B2 JP S6136661B2 JP 56104236 A JP56104236 A JP 56104236A JP 10423681 A JP10423681 A JP 10423681A JP S6136661 B2 JPS6136661 B2 JP S6136661B2
Authority
JP
Japan
Prior art keywords
program
sub
address
register
extension area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56104236A
Other languages
English (en)
Japanese (ja)
Other versions
JPS585848A (ja
Inventor
Katsumi Matsuo
Kenichi Ogawa
Hideo Tatsueda
Akio Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Dai Ichi Communications Software Ltd
Fujitsu Ltd
Original Assignee
Fujitsu Dai Ichi Communications Software Ltd
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Dai Ichi Communications Software Ltd, Fujitsu Ltd filed Critical Fujitsu Dai Ichi Communications Software Ltd
Priority to JP56104236A priority Critical patent/JPS585848A/ja
Publication of JPS585848A publication Critical patent/JPS585848A/ja
Publication of JPS6136661B2 publication Critical patent/JPS6136661B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4482—Procedural
    • G06F9/4484—Executing subprograms
    • G06F9/4486—Formation of subprogram jump address

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
JP56104236A 1981-07-03 1981-07-03 プログラム呼出し制御方式 Granted JPS585848A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56104236A JPS585848A (ja) 1981-07-03 1981-07-03 プログラム呼出し制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56104236A JPS585848A (ja) 1981-07-03 1981-07-03 プログラム呼出し制御方式

Publications (2)

Publication Number Publication Date
JPS585848A JPS585848A (ja) 1983-01-13
JPS6136661B2 true JPS6136661B2 (enExample) 1986-08-19

Family

ID=14375320

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56104236A Granted JPS585848A (ja) 1981-07-03 1981-07-03 プログラム呼出し制御方式

Country Status (1)

Country Link
JP (1) JPS585848A (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59230748A (ja) * 1983-06-13 1984-12-25 凸版印刷株式会社 化粧シ−ト
JPS59231661A (ja) * 1983-06-13 1984-12-26 Fujitsu Ltd プログラム分割に伴なうバンク制御方式
JPS61168436U (enExample) * 1985-04-09 1986-10-18
FR2667417B1 (fr) * 1990-10-02 1992-11-27 Gemplus Card Int Carte a microprocesseur concue pour recevoir des programmes multiples en memoire programmable.
JPH04353930A (ja) * 1991-05-31 1992-12-08 Nec Software Kansai Ltd 被起動パラメータ取り込み制御方式
WO2015046183A1 (ja) 2013-09-24 2015-04-02 味の素株式会社 糖アミノ酸およびその用途

Also Published As

Publication number Publication date
JPS585848A (ja) 1983-01-13

Similar Documents

Publication Publication Date Title
JPH09506457A (ja) アプリケーション・プログラム間のデータを統合するマネージング・リンクのためのリンク・マネジャ
US5077654A (en) Virtual machine system which translates virtual address from a selected virtual machine into real address of main storage
JPS6136661B2 (enExample)
US4719564A (en) Interpreter linkage system for linking extension interpreters to a basic interpreter
JPS6055849B2 (ja) 命令制御方式
JPH04245545A (ja) マルチ・ユーザ仮想計算機システム構成方法およびマルチ・ユーザ仮想計算機システム
US5032980A (en) Information processing system with instruction address saving function corresponding to priority levels of interruption information
JPS6048776B2 (ja) 記憶装置におけるプログラムの結合呼出し方式
JPS583177A (ja) デ−タ処理方式
JPH0344328B2 (enExample)
JPH021014A (ja) 電子機器
JP2990609B2 (ja) 計算機システム
JPH0281227A (ja) プログラム実行制御方式
JPS61115124A (ja) 固定デイスク装置の制御方法
JPH01112333A (ja) システムパラメータの時間的変更処理方式
JPS63187368A (ja) Ｃａｄ部品ライブラリのアクセス方式
JP3793246B2 (ja) 位置決めシステム
JPS61233852A (ja) メモリ編集方式
JPH08339303A (ja) Ｏｓ切換装置
JP2642003B2 (ja) フロッピィディスク装置制御方式
JP2802806B2 (ja) Ｉ／ｏチャネル制御装置
JPS6126701B2 (enExample)
JPH05204636A (ja) ロードアドレス設定方法
JPH05134860A (ja) 実行形式フアイル修正方式
JPH05233265A (ja) 読み出し専用メモリのパッチ方式