JPS6132758B2 - - Google Patents
Info
- Publication number
- JPS6132758B2 JPS6132758B2 JP55076432A JP7643280A JPS6132758B2 JP S6132758 B2 JPS6132758 B2 JP S6132758B2 JP 55076432 A JP55076432 A JP 55076432A JP 7643280 A JP7643280 A JP 7643280A JP S6132758 B2 JPS6132758 B2 JP S6132758B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- ram
- delay
- bits
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000001934 delay Effects 0.000 claims 1
- 238000012544 monitoring process Methods 0.000 description 13
- 238000010586 diagram Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 2
- 238000012423 maintenance Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
- Shift Register Type Memory (AREA)
- Pulse Circuits (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7643280A JPS573293A (en) | 1980-06-06 | 1980-06-06 | Delay circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7643280A JPS573293A (en) | 1980-06-06 | 1980-06-06 | Delay circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS573293A JPS573293A (en) | 1982-01-08 |
JPS6132758B2 true JPS6132758B2 (zh) | 1986-07-29 |
Family
ID=13604986
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7643280A Granted JPS573293A (en) | 1980-06-06 | 1980-06-06 | Delay circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS573293A (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58133235A (ja) * | 1982-02-02 | 1983-08-08 | オムロン株式会社 | 電子血圧計 |
JPS6221713U (zh) * | 1985-07-25 | 1987-02-09 | ||
JPH0769872B2 (ja) * | 1986-12-24 | 1995-07-31 | 日本電気株式会社 | メモリ監視装置 |
US5580190A (en) * | 1995-04-13 | 1996-12-03 | Woody Yang | Soil-holding net |
-
1980
- 1980-06-06 JP JP7643280A patent/JPS573293A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS573293A (en) | 1982-01-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3013714B2 (ja) | 半導体記憶装置 | |
KR100915554B1 (ko) | 반도체기억장치 | |
JPH03156791A (ja) | 半導体メモリ | |
EP0056240B1 (en) | Memory device | |
JPS6132758B2 (zh) | ||
KR970067382A (ko) | 다이나믹 랜덤 억세스 메모리내의 패리티 검사 논리 회로를 위한 방법 및 장치 | |
JPS6386630A (ja) | 並列伝送路におけるフレ−ム同期方式 | |
JPH02216551A (ja) | データ発生回数アナライザ | |
JPH0614003A (ja) | データ処理回路 | |
JPS603715B2 (ja) | 可変長シフトレジスタ | |
JPH01241913A (ja) | レーシング防止回路 | |
JPH02310888A (ja) | スタティックランダムアクセスメモリ | |
JP2963953B2 (ja) | 半導体集積回路 | |
JP3341772B1 (ja) | 半導体集積回路 | |
JPS6031040B2 (ja) | メモリ用集積回路装置 | |
JPS59100648A (ja) | 同期確立回路 | |
SU1168965A1 (ru) | Устройство дл обхода узлов сеточной области | |
JPH02294859A (ja) | パリティビットの記録方式 | |
JPH0696583A (ja) | 半導体記憶装置 | |
SU860138A1 (ru) | Регистр | |
JPH03248242A (ja) | メモリ制御回路 | |
JPS6087491A (ja) | 記憶装置制御方式 | |
JPH04243086A (ja) | 記憶装置 | |
JPH0614435B2 (ja) | 半導体メモリ | |
JPH04358397A (ja) | 半導体記憶装置 |