JPS61177762A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS61177762A
JPS61177762A JP60017823A JP1782385A JPS61177762A JP S61177762 A JPS61177762 A JP S61177762A JP 60017823 A JP60017823 A JP 60017823A JP 1782385 A JP1782385 A JP 1782385A JP S61177762 A JPS61177762 A JP S61177762A
Authority
JP
Japan
Prior art keywords
corners
pad
pads
rounded
insulating plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60017823A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0418694B2 (enrdf_load_stackoverflow
Inventor
Shinjiro Kojima
小島 伸次郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP60017823A priority Critical patent/JPS61177762A/ja
Publication of JPS61177762A publication Critical patent/JPS61177762A/ja
Publication of JPH0418694B2 publication Critical patent/JPH0418694B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/142Metallic substrates having insulating layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Wire Bonding (AREA)
JP60017823A 1985-02-01 1985-02-01 半導体装置 Granted JPS61177762A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60017823A JPS61177762A (ja) 1985-02-01 1985-02-01 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60017823A JPS61177762A (ja) 1985-02-01 1985-02-01 半導体装置

Publications (2)

Publication Number Publication Date
JPS61177762A true JPS61177762A (ja) 1986-08-09
JPH0418694B2 JPH0418694B2 (enrdf_load_stackoverflow) 1992-03-27

Family

ID=11954445

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60017823A Granted JPS61177762A (ja) 1985-02-01 1985-02-01 半導体装置

Country Status (1)

Country Link
JP (1) JPS61177762A (enrdf_load_stackoverflow)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5727727A (en) * 1995-02-02 1998-03-17 Vlt Corporation Flowing solder in a gap
US5808358A (en) * 1994-11-10 1998-09-15 Vlt Corporation Packaging electrical circuits
US5876859A (en) * 1994-11-10 1999-03-02 Vlt Corporation Direct metal bonding
US5945130A (en) * 1994-11-15 1999-08-31 Vlt Corporation Apparatus for circuit encapsulation
EP1814153A3 (en) * 1996-09-12 2008-09-24 Ibiden Co., Ltd. Circuit board for mounting electronic parts
USRE44251E1 (en) 1996-09-12 2013-06-04 Ibiden Co., Ltd. Circuit board for mounting electronic parts
JP2017130633A (ja) * 2016-01-22 2017-07-27 豊田合成株式会社 発光装置
JP2018032742A (ja) * 2016-08-24 2018-03-01 トヨタ自動車株式会社 半導体装置
JP2021125617A (ja) * 2020-02-07 2021-08-30 富士電機株式会社 半導体装置
DE102019217679B4 (de) 2018-11-19 2023-11-02 Skyworks Solutions, Inc. Elektronisches vorrichtungsgehäuse und hochfrequenzfilter mit hochbelastbaren lötanschlussstellen

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6159772A (en) * 1994-11-10 2000-12-12 Vlt Corporation Packaging electrical circuits
US6119923A (en) * 1994-11-10 2000-09-19 Vlt Corporation Packaging electrical circuits
US5876859A (en) * 1994-11-10 1999-03-02 Vlt Corporation Direct metal bonding
US5906310A (en) * 1994-11-10 1999-05-25 Vlt Corporation Packaging electrical circuits
US5938104A (en) * 1994-11-10 1999-08-17 Vlt Corporation Direct metal bonding
US5808358A (en) * 1994-11-10 1998-09-15 Vlt Corporation Packaging electrical circuits
US6096981A (en) * 1994-11-10 2000-08-01 Vlt Corporation Packaging electrical circuits
US6710257B2 (en) 1994-11-15 2004-03-23 Vlt Corporation Circuit encapsulation
US5945130A (en) * 1994-11-15 1999-08-31 Vlt Corporation Apparatus for circuit encapsulation
US6403009B1 (en) * 1994-11-15 2002-06-11 Vlt Corporation Circuit encapsulation
US5727727A (en) * 1995-02-02 1998-03-17 Vlt Corporation Flowing solder in a gap
EP1814153A3 (en) * 1996-09-12 2008-09-24 Ibiden Co., Ltd. Circuit board for mounting electronic parts
USRE44251E1 (en) 1996-09-12 2013-06-04 Ibiden Co., Ltd. Circuit board for mounting electronic parts
JP2017130633A (ja) * 2016-01-22 2017-07-27 豊田合成株式会社 発光装置
JP2018032742A (ja) * 2016-08-24 2018-03-01 トヨタ自動車株式会社 半導体装置
DE102019217679B4 (de) 2018-11-19 2023-11-02 Skyworks Solutions, Inc. Elektronisches vorrichtungsgehäuse und hochfrequenzfilter mit hochbelastbaren lötanschlussstellen
US12356545B2 (en) 2018-11-19 2025-07-08 Skyworks Solutions, Inc. High durability solder terminals
JP2021125617A (ja) * 2020-02-07 2021-08-30 富士電機株式会社 半導体装置

Also Published As

Publication number Publication date
JPH0418694B2 (enrdf_load_stackoverflow) 1992-03-27

Similar Documents

Publication Publication Date Title
US7759778B2 (en) Leaded semiconductor power module with direct bonding and double sided cooling
JP2664754B2 (ja) 高密度電子パッケージ及びその製造方法
JPS59141249A (ja) 電力チツプ・パツケ−ジ
KR102511000B1 (ko) 반도체 패키지용 클립 구조체 및 이를 포함하는 반도체 패키지
US6433424B1 (en) Semiconductor device package and lead frame with die overhanging lead frame pad
JPS6376444A (ja) チツプキヤリア
JPS61177762A (ja) 半導体装置
JPS60167454A (ja) 半導体装置
US6168975B1 (en) Method of forming extended lead package
JP2501953B2 (ja) 半導体装置
JPH05343558A (ja) 半導体パッケージ
JPH0638458B2 (ja) チツプキヤリアとその製造方法
JPH07176664A (ja) 半導体装置およびその製造方法
JPH01187841A (ja) 半導体装置
JPH0318344B2 (enrdf_load_stackoverflow)
JPS60154643A (ja) 半導体装置
JPS5972755A (ja) 半導体装置
JPH11135532A (ja) 半導体チップ及び半導体装置
JPH0786497A (ja) インテリジェントパワーモジュール
JPH01319971A (ja) 半導体装置
KR100192757B1 (ko) 반도체 패키지의 구조
JPS61270850A (ja) 半導体チツプ実装用パツケ−ジ
JPH01173747A (ja) 樹脂封止形半導体装置
JPH0496240A (ja) 半導体集積回路装置およびその実装方法
JP2000124390A (ja) Icパッケージ

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term