JPS61125233A - 高速ｄｐｃｍ回路 - Google Patents

高速ｄｐｃｍ回路

Info

Publication number
JPS61125233A
JPS61125233A JP59245775A JP24577584A JPS61125233A JP S61125233 A JPS61125233 A JP S61125233A JP 59245775 A JP59245775 A JP 59245775A JP 24577584 A JP24577584 A JP 24577584A JP S61125233 A JPS61125233 A JP S61125233A
Authority
JP
Japan
Prior art keywords
output
input
quantizer
multiplier
speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59245775A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0243375B2 (OSRAM
Inventor
Takeshi Okazaki
健 岡崎
Kiichi Matsuda
松田　喜一
Toshitaka Tsuda
俊隆 津田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59245775A priority Critical patent/JPS61125233A/ja
Priority to CA000489802A priority patent/CA1338767C/en
Priority to DE8585110978T priority patent/DE3586932T2/de
Priority to EP85110978A priority patent/EP0173983B1/en
Priority to KR1019850006333A priority patent/KR890004441B1/ko
Publication of JPS61125233A publication Critical patent/JPS61125233A/ja
Priority to US07/049,048 priority patent/US4771439A/en
Publication of JPH0243375B2 publication Critical patent/JPH0243375B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
JP59245775A 1984-08-30 1984-11-20 高速ｄｐｃｍ回路 Granted JPS61125233A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP59245775A JPS61125233A (ja) 1984-11-20 1984-11-20 高速ｄｐｃｍ回路
CA000489802A CA1338767C (en) 1984-08-30 1985-08-30 Differential coding circuit
DE8585110978T DE3586932T2 (de) 1984-08-30 1985-08-30 Differentielle kodierungsschaltung.
EP85110978A EP0173983B1 (en) 1984-08-30 1985-08-30 Differential coding circuit
KR1019850006333A KR890004441B1 (ko) 1984-08-30 1985-08-30 차동 코딩 회로
US07/049,048 US4771439A (en) 1984-08-30 1987-05-12 Differential coding circuit with reduced critical path applicable to DPCM

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59245775A JPS61125233A (ja) 1984-11-20 1984-11-20 高速ｄｐｃｍ回路

Publications (2)

Publication Number Publication Date
JPS61125233A true JPS61125233A (ja) 1986-06-12
JPH0243375B2 JPH0243375B2 (OSRAM) 1990-09-28

Family

ID=17138628

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59245775A Granted JPS61125233A (ja) 1984-08-30 1984-11-20 高速ｄｐｃｍ回路

Country Status (1)

Country Link
JP (1) JPS61125233A (OSRAM)

Also Published As

Publication number Publication date
JPH0243375B2 (OSRAM) 1990-09-28

Similar Documents

Publication Publication Date Title
Bose et al. Area-delay-power efficient VLSI architecture of FIR filter for processing seismic signal
US5712874A (en) Noise shaper capable of generating a predetermined output pattern in no-signal condition
JPS61125233A (ja) 高速ｄｐｃｍ回路
KR950004225B1 (ko) 고속 캐리 증가 가산기
US6427159B1 (en) Arithmetic unit, digital signal processor, method of scheduling multiplication in an arithmetic unit, method of selectively delaying adding and method of selectively adding during a first or second clock cycle
JPH0156578B2 (OSRAM)
JPS63187366A (ja) 移動平均演算装置
RU2001126017A (ru) Самонастраивающаяся система управления для объектов с запаздыванием по управлению
JPS6158327A (ja) 高速ｄｐｃｍ符号器
JPS61121619A (ja) 高速ｄｐｃｍ回路
JPH0239138B2 (ja) Sabunfugoki
JPS6251830A (ja) 並列処理型平面予測回路
JPS61121621A (ja) 高速ｄｐｃｍ回路
JP2622861B2 (ja) ガロア拡大体演算器
JP2556723B2 (ja) 量子化器
JPH0432822Y2 (OSRAM)
SU1160441A1 (ru) Устройство дл делени напр жений
Palsodkar et al. Three operand fused floating point add-subtract unit using redundant adder
JPH03110924A (ja) Ａ―ｄ変換器
JPS61292424A (ja) 差分符号器
SU1550514A1 (ru) Волновой цифровой интегратор
KR930018843A (ko) 델타·시그마형 d/a 변환기
Rodellar et al. Performance evaluation of reusable multipliers for rapid prototyping
KR0163904B1 (ko) 디지탈 시그마-델타 기법을 이용한 디지탈/아날로그 변환회로
JPH05334048A (ja) 加減算器