JPS6112301B2 - - Google Patents
Info
- Publication number
- JPS6112301B2 JPS6112301B2 JP19345381A JP19345381A JPS6112301B2 JP S6112301 B2 JPS6112301 B2 JP S6112301B2 JP 19345381 A JP19345381 A JP 19345381A JP 19345381 A JP19345381 A JP 19345381A JP S6112301 B2 JPS6112301 B2 JP S6112301B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- service
- flop
- flip
- becomes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19345381A JPS5896328A (ja) | 1981-12-01 | 1981-12-01 | 入出力制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19345381A JPS5896328A (ja) | 1981-12-01 | 1981-12-01 | 入出力制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5896328A JPS5896328A (ja) | 1983-06-08 |
| JPS6112301B2 true JPS6112301B2 (enExample) | 1986-04-07 |
Family
ID=16308242
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19345381A Granted JPS5896328A (ja) | 1981-12-01 | 1981-12-01 | 入出力制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5896328A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62119654A (ja) * | 1985-11-20 | 1987-05-30 | Fujitsu Ltd | チヤネルビジ−制御方式 |
-
1981
- 1981-12-01 JP JP19345381A patent/JPS5896328A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5896328A (ja) | 1983-06-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5847050B2 (ja) | 入出力割込みシステム | |
| US5228129A (en) | Synchronous communication interface for reducing the effect of data processor latency | |
| JPH0259949A (ja) | ディジーチェーン割込み処理装置 | |
| JPH03100806A (ja) | データ処理方法及び入出力装置 | |
| JPS5896328A (ja) | 入出力制御装置 | |
| JP2845660B2 (ja) | シリアルデータ転送方式 | |
| JPS5887621A (ja) | 情報授受方式 | |
| JP2713204B2 (ja) | 情報処理システム | |
| JP2752456B2 (ja) | チャネル装置 | |
| JPH063924B2 (ja) | ポーリング制御方法 | |
| JP2747154B2 (ja) | 入出力処理装置 | |
| JPH06334705A (ja) | 通信制御装置 | |
| JP2502850B2 (ja) | Scsiシステムのコミュニケ―ション方法 | |
| JP2917369B2 (ja) | 回線ネットワークコントローラ | |
| JP2539517B2 (ja) | 通信制御方法 | |
| JPH05265773A (ja) | 情報処理装置 | |
| JPS59123026A (ja) | 非同期バスにおける応答信号出力方式 | |
| JPH06131271A (ja) | 不正なタイムアウト処理の回避方法 | |
| JPH0773136A (ja) | コンピュータシステムの動作方法 | |
| JPH06103464B2 (ja) | 割込信号制御方式 | |
| JPS61250762A (ja) | デ−タ転送装置 | |
| JPH027240B2 (enExample) | ||
| JPS6165351A (ja) | 制御システム | |
| JPH0682348B2 (ja) | 入出力制御方式 | |
| JPS6113625B2 (enExample) |