JPS6111803Y2 - - Google Patents
Info
- Publication number
- JPS6111803Y2 JPS6111803Y2 JP14766984U JP14766984U JPS6111803Y2 JP S6111803 Y2 JPS6111803 Y2 JP S6111803Y2 JP 14766984 U JP14766984 U JP 14766984U JP 14766984 U JP14766984 U JP 14766984U JP S6111803 Y2 JPS6111803 Y2 JP S6111803Y2
- Authority
- JP
- Japan
- Prior art keywords
- speed
- low
- clock
- data
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000001934 delay Effects 0.000 claims 1
- 238000004904 shortening Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 11
- 230000003111 delayed effect Effects 0.000 description 8
- 230000005540 biological transmission Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14766984U JPS60100851U (ja) | 1984-09-27 | 1984-09-27 | メモリ−装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14766984U JPS60100851U (ja) | 1984-09-27 | 1984-09-27 | メモリ−装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60100851U JPS60100851U (ja) | 1985-07-09 |
JPS6111803Y2 true JPS6111803Y2 (enrdf_load_stackoverflow) | 1986-04-14 |
Family
ID=30328319
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14766984U Granted JPS60100851U (ja) | 1984-09-27 | 1984-09-27 | メモリ−装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60100851U (enrdf_load_stackoverflow) |
-
1984
- 1984-09-27 JP JP14766984U patent/JPS60100851U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60100851U (ja) | 1985-07-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5079693A (en) | Bidirectional FIFO buffer having reread and rewrite means | |
KR950010570B1 (ko) | 멀티포오트메모리 | |
KR870001112B1 (ko) | 데이타 자동연속 처리회로 | |
JPH02273856A (ja) | システムバス制御方法 | |
US3978413A (en) | Modulus counter circuit utilizing serial access | |
US4631697A (en) | Signal controlled waveform recorder | |
JPS6111803Y2 (enrdf_load_stackoverflow) | ||
US5142651A (en) | Uninterrupted, enhanced-rate, event-time recorder with mixed-speed counter modules | |
JPH0489687A (ja) | 同期式バーストアクセスメモリ | |
JPH04326138A (ja) | 高速メモリic | |
JPS5927624A (ja) | 論理変更可能な集積回路 | |
JPS6331935B2 (enrdf_load_stackoverflow) | ||
JPH0547174A (ja) | マルチポートメモリ | |
JPH0256048A (ja) | データ転送方法及びデータバッファ装置 | |
JP2953583B2 (ja) | Ramコントロール回路 | |
JP2667702B2 (ja) | ポインタリセット方式 | |
SU1536366A1 (ru) | Устройство дл ввода-вывода информации | |
RU2109328C1 (ru) | Электронная реверсивная нагрузка | |
SU1689956A1 (ru) | Устройство адресации пам ти | |
KR0139966B1 (ko) | 공통 디바이스 액세스 장치 | |
JPH0653819A (ja) | 同期式カウンタ | |
JPH0419894A (ja) | エラスティックストア回路 | |
JPH0637351Y2 (ja) | ロジツクパタ−ンジエネレ−タ | |
JPH01112449A (ja) | 速度変換メモリ装置 | |
JPH05182493A (ja) | 記憶装置のチェック回路 |