JPS6091461A - マイクロプロセツサのデ−タアドレス空間拡張装置 - Google Patents

マイクロプロセツサのデ−タアドレス空間拡張装置

Info

Publication number
JPS6091461A
JPS6091461A JP19805383A JP19805383A JPS6091461A JP S6091461 A JPS6091461 A JP S6091461A JP 19805383 A JP19805383 A JP 19805383A JP 19805383 A JP19805383 A JP 19805383A JP S6091461 A JPS6091461 A JP S6091461A
Authority
JP
Japan
Prior art keywords
instruction
address
extended
code
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19805383A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0154729B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Hiroshige Ishikawa
石川　博茂
Takaaki Uno
鵜野　高明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP19805383A priority Critical patent/JPS6091461A/ja
Publication of JPS6091461A publication Critical patent/JPS6091461A/ja
Publication of JPH0154729B2 publication Critical patent/JPH0154729B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
JP19805383A 1983-10-21 1983-10-21 マイクロプロセツサのデ−タアドレス空間拡張装置 Granted JPS6091461A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19805383A JPS6091461A (ja) 1983-10-21 1983-10-21 マイクロプロセツサのデ−タアドレス空間拡張装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19805383A JPS6091461A (ja) 1983-10-21 1983-10-21 マイクロプロセツサのデ−タアドレス空間拡張装置

Publications (2)

Publication Number Publication Date
JPS6091461A true JPS6091461A (ja) 1985-05-22
JPH0154729B2 JPH0154729B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-11-21

Family

ID=16384744

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19805383A Granted JPS6091461A (ja) 1983-10-21 1983-10-21 マイクロプロセツサのデ−タアドレス空間拡張装置

Country Status (1)

Country Link
JP (1) JPS6091461A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS623353A (ja) * 1985-06-28 1987-01-09 Toshiba Corp アドレス空間拡張装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS623353A (ja) * 1985-06-28 1987-01-09 Toshiba Corp アドレス空間拡張装置

Also Published As

Publication number Publication date
JPH0154729B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-11-21

Similar Documents

Publication Publication Date Title
US4937738A (en) Data processing system which selectively bypasses a cache memory in fetching information based upon bit information of an instruction
US4780819A (en) Emulator system utilizing a program counter and a latch coupled to an emulator memory for reducing fletch line of instructions stored in the emulator memory
US4979148A (en) Increasing options in mapping ROM in computer memory space
JPS6091461A (ja) マイクロプロセツサのデ−タアドレス空間拡張装置
US4737908A (en) Buffer memory control system
JPS6055911B2 (ja) 主記憶装置
JPS5821300B2 (ja) デンシケイサンキ ノ メモリアドレスシテイホウシキ
JPH0212358A (ja) データ転送方式
JPS60193046A (ja) 命令例外検出方式
JPS626341A (ja) 情報処理装置
JPS6218934B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS61161560A (ja) メモリ装置
JPS6327795B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS61194566A (ja) ベクトルデ−タ参照制御方式
JPS62166449A (ja) 論理装置の履歴記憶装置
JPS62217483A (ja) メモリ装置
JPH0823820B2 (ja) アドレス・オーバラップ・チェック処理装置
JPH03283188A (ja) メモリ・システム
JPH05289861A (ja) メモリ内容変更装置
JPS6014335A (ja) 情報処理装置
JPS6327939A (ja) メモリ装置
JPH01102643A (ja) データ処理システム
JPS6036614B2 (ja) 情報処理装置
JPH02159623A (ja) マイクロコンピュータ
JPS62168235A (ja) デ−タ処理装置