JPS6074194A - メモリ回路 - Google Patents
メモリ回路Info
- Publication number
- JPS6074194A JPS6074194A JP58181091A JP18109183A JPS6074194A JP S6074194 A JPS6074194 A JP S6074194A JP 58181091 A JP58181091 A JP 58181091A JP 18109183 A JP18109183 A JP 18109183A JP S6074194 A JPS6074194 A JP S6074194A
- Authority
- JP
- Japan
- Prior art keywords
- memory circuit
- memory
- memory cell
- data
- bit line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 claims description 8
- 230000004044 response Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 8
- 239000011159 matrix material Substances 0.000 description 6
- 230000004913 activation Effects 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 208000002173 dizziness Diseases 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000006188 syrup Substances 0.000 description 1
- 235000020357 syrup Nutrition 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58181091A JPS6074194A (ja) | 1983-09-29 | 1983-09-29 | メモリ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58181091A JPS6074194A (ja) | 1983-09-29 | 1983-09-29 | メモリ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6074194A true JPS6074194A (ja) | 1985-04-26 |
| JPH0449198B2 JPH0449198B2 (https=) | 1992-08-10 |
Family
ID=16094664
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58181091A Granted JPS6074194A (ja) | 1983-09-29 | 1983-09-29 | メモリ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6074194A (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6653543B2 (en) | 2002-03-07 | 2003-11-25 | Charles J. Kulas | Musical instrument tuner with configurable display |
| CN114598314A (zh) * | 2020-12-03 | 2022-06-07 | 爱思开海力士有限公司 | 锁存器架构和锁存电路 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6061986A (ja) * | 1983-09-14 | 1985-04-09 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JPS6061985A (ja) * | 1983-09-14 | 1985-04-09 | Mitsubishi Electric Corp | 半導体記憶装置 |
-
1983
- 1983-09-29 JP JP58181091A patent/JPS6074194A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6061986A (ja) * | 1983-09-14 | 1985-04-09 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JPS6061985A (ja) * | 1983-09-14 | 1985-04-09 | Mitsubishi Electric Corp | 半導体記憶装置 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6653543B2 (en) | 2002-03-07 | 2003-11-25 | Charles J. Kulas | Musical instrument tuner with configurable display |
| CN114598314A (zh) * | 2020-12-03 | 2022-06-07 | 爱思开海力士有限公司 | 锁存器架构和锁存电路 |
| CN114598314B (zh) * | 2020-12-03 | 2026-03-13 | 爱思开海力士有限公司 | 锁存器架构和锁存电路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0449198B2 (https=) | 1992-08-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6516382B2 (en) | Memory device balanced switching circuit and method of controlling an array of transfer gates for fast switching times | |
| US5353251A (en) | Memory cell circuit with single bit line latch | |
| US20070189090A1 (en) | Fast read port for register file | |
| JPH054757B2 (https=) | ||
| JPH02177196A (ja) | スタティック型半導体メモリ | |
| US5812492A (en) | Control signal generation circuit and semiconductor memory device that can correspond to high speed external clock signal | |
| JPH03272087A (ja) | 半導体記憶装置 | |
| JPS6074194A (ja) | メモリ回路 | |
| JPH03278395A (ja) | 半導体メモリ回路 | |
| JPH04177693A (ja) | 半導体メモリ装置 | |
| EP0199458B1 (en) | Memory circuit having an improved writing scheme | |
| JPH04205787A (ja) | マルチポートメモリ | |
| JPH06349276A (ja) | 半導体記憶装置 | |
| JP2969630B2 (ja) | 読出し回路 | |
| EP3971897B1 (en) | Semiconductor integrated circuit and memory | |
| JPH0329187A (ja) | マルチポートsram | |
| JP3192709B2 (ja) | 半導体記憶装置 | |
| JPS60236189A (ja) | 多ポ−トレジスタセル | |
| JPS61194909A (ja) | デイジタル信号遅延用回路装置 | |
| JPH0574160A (ja) | マルチポートメモリ | |
| US6243303B1 (en) | Method and circuitry for writing data | |
| JP2557835B2 (ja) | 半導体記憶装置の初段制御回路 | |
| JP2780481B2 (ja) | 半導体スタチックメモリ | |
| JP3766710B2 (ja) | 半導体記憶装置 | |
| JPH07105144B2 (ja) | 半導体記憶回路 |