JPS6073767A - 障害装置検出方式 - Google Patents

障害装置検出方式

Info

Publication number
JPS6073767A
JPS6073767A JP58181460A JP18146083A JPS6073767A JP S6073767 A JPS6073767 A JP S6073767A JP 58181460 A JP58181460 A JP 58181460A JP 18146083 A JP18146083 A JP 18146083A JP S6073767 A JPS6073767 A JP S6073767A
Authority
JP
Japan
Prior art keywords
dma
control unit
controller
line
failure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58181460A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0475546B2 (enExample
Inventor
Naotoshi Ukai
鵜飼　直俊
Hideo Abe
英雄 阿部
Mineo Nishiwaki
西脇　峰雄
Kiyomi Kamei
亀井　清美
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP58181460A priority Critical patent/JPS6073767A/ja
Publication of JPS6073767A publication Critical patent/JPS6073767A/ja
Publication of JPH0475546B2 publication Critical patent/JPH0475546B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
JP58181460A 1983-09-29 1983-09-29 障害装置検出方式 Granted JPS6073767A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58181460A JPS6073767A (ja) 1983-09-29 1983-09-29 障害装置検出方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58181460A JPS6073767A (ja) 1983-09-29 1983-09-29 障害装置検出方式

Publications (2)

Publication Number Publication Date
JPS6073767A true JPS6073767A (ja) 1985-04-25
JPH0475546B2 JPH0475546B2 (enExample) 1992-12-01

Family

ID=16101140

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58181460A Granted JPS6073767A (ja) 1983-09-29 1983-09-29 障害装置検出方式

Country Status (1)

Country Link
JP (1) JPS6073767A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030074866A (ko) * 2002-03-14 2003-09-22 엘지산전 주식회사 배전 자동화용 개폐기기의 선로고장 제어장치

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030074866A (ko) * 2002-03-14 2003-09-22 엘지산전 주식회사 배전 자동화용 개폐기기의 선로고장 제어장치

Also Published As

Publication number Publication date
JPH0475546B2 (enExample) 1992-12-01

Similar Documents

Publication Publication Date Title
USRE33521E (en) Method and apparatus for detecting a faulty computer in a multicomputer system
JPS6073767A (ja) 障害装置検出方式
JP3059098B2 (ja) マルチプロセッサシステム
JPS6343775B2 (enExample)
JP2633351B2 (ja) 制御装置の故障検出機構
JPS593775B2 (ja) バス要求処理装置
JPS6327741B2 (enExample)
JP3151966B2 (ja) バス制御装置
JPS6252905B2 (enExample)
JP2946541B2 (ja) 二重化制御システム
JPS60106478A (ja) パチンコ台の管理システム
JPS6360429B2 (enExample)
JP2699899B2 (ja) 障害情報収集装置
JPS6128146B2 (enExample)
JPS62162155A (ja) 情報処理システム
JPS597971B2 (ja) 入出力装置の制御方式
JPS63121953A (ja) バス制御エラ−検出回路
JPS59132054A (ja) 障害内容通知方式
JPS59195736A (ja) 通信制御装置
JPS6022374B2 (ja) 障害検出／回避回路
JPH037177B2 (enExample)
JPS5826056B2 (ja) マルチプロセッサ処理システムの優先決定処理方式
JPH03220653A (ja) 誤動作防止制御方式
JPH0237458A (ja) 冗長バス構成のバス制御方式
JPS5842491B2 (ja) マルチプロセッサシステムに於ける故障認識方式