JPS605628A - Ｍｏｓトランジスタ回路 - Google Patents

Ｍｏｓトランジスタ回路

Info

Publication number
JPS605628A
JPS605628A JP59076241A JP7624184A JPS605628A JP S605628 A JPS605628 A JP S605628A JP 59076241 A JP59076241 A JP 59076241A JP 7624184 A JP7624184 A JP 7624184A JP S605628 A JPS605628 A JP S605628A
Authority
JP
Japan
Prior art keywords
run
lister
transistor
mos
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59076241A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0354903B2 (enrdf_load_stackoverflow
Inventor
Hiroshi Iwahashi
岩橋　弘
Masamichi Asano
正通 浅野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP59076241A priority Critical patent/JPS605628A/ja
Publication of JPS605628A publication Critical patent/JPS605628A/ja
Publication of JPH0354903B2 publication Critical patent/JPH0354903B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09441—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type
    • H03K19/09443—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type using a combination of enhancement and depletion transistors
    • H03K19/09445—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type using a combination of enhancement and depletion transistors with active depletion transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Read Only Memory (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
JP59076241A 1984-04-16 1984-04-16 Ｍｏｓトランジスタ回路 Granted JPS605628A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59076241A JPS605628A (ja) 1984-04-16 1984-04-16 Ｍｏｓトランジスタ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59076241A JPS605628A (ja) 1984-04-16 1984-04-16 Ｍｏｓトランジスタ回路

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2320479A Division JPS55115729A (en) 1979-02-28 1979-02-28 Mos transistor circuit

Publications (2)

Publication Number Publication Date
JPS605628A true JPS605628A (ja) 1985-01-12
JPH0354903B2 JPH0354903B2 (enrdf_load_stackoverflow) 1991-08-21

Family

ID=13599676

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59076241A Granted JPS605628A (ja) 1984-04-16 1984-04-16 Ｍｏｓトランジスタ回路

Country Status (1)

Country Link
JP (1) JPS605628A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6484864A (en) * 1987-09-21 1989-03-30 Toho Kako Kk Food packaging film and packaging method
US5213743A (en) * 1986-06-24 1993-05-25 Goyo Paper Working Co., Ltd. Method of manufacturing release paper

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5240903A (en) * 1975-09-26 1977-03-30 Sharp Corp Voice compound equipment

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5240903A (en) * 1975-09-26 1977-03-30 Sharp Corp Voice compound equipment

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5213743A (en) * 1986-06-24 1993-05-25 Goyo Paper Working Co., Ltd. Method of manufacturing release paper
JPS6484864A (en) * 1987-09-21 1989-03-30 Toho Kako Kk Food packaging film and packaging method

Also Published As

Publication number Publication date
JPH0354903B2 (enrdf_load_stackoverflow) 1991-08-21

Similar Documents

Publication Publication Date Title
US5808480A (en) High voltage swing output buffer in low voltage technology
KR920015365A (ko) 입출력 버퍼회로
JPS58151124A (ja) レベル変換回路
KR870007509A (ko) 집적회로에서의 버퍼회로
JP2748950B2 (ja) パワーオンリセット回路
US4749886A (en) Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate
JPS605628A (ja) Ｍｏｓトランジスタ回路
US4016430A (en) MIS logical circuit
JPS62145918A (ja) 半導体集積回路
KR950000533B1 (ko) 데이타 출력버퍼
JPH06197001A (ja) レベル変換回路
JPS6025323A (ja) 半導体集積回路
JPS6180598A (ja) 昇圧回路
JPS62135013A (ja) 出力回路
JPH0218606A (ja) 定電流回路
JPH0225108A (ja) 半導体集積回路
KR100281146B1 (ko) 씨모스 낸드회로
JPS6225514A (ja) 論理回路
JPS62125713A (ja) 半導体集積回路
JPH0398314A (ja) レベル変換回路
JPS6098724A (ja) 入力回路装置
KR100272481B1 (ko) 감소된트랜지스터수로이루어진프로그램가능한버퍼회로
JPS61293016A (ja) 遅延回路
JPS61255048A (ja) 半導体集積回路の内部電源電圧発生回路
JPH03222515A (ja) ２相クロック発生回路