JPS6049458A - デ−タバッファ制御方式 - Google Patents

デ−タバッファ制御方式

Info

Publication number
JPS6049458A
JPS6049458A JP15737483A JP15737483A JPS6049458A JP S6049458 A JPS6049458 A JP S6049458A JP 15737483 A JP15737483 A JP 15737483A JP 15737483 A JP15737483 A JP 15737483A JP S6049458 A JPS6049458 A JP S6049458A
Authority
JP
Japan
Prior art keywords
input
data
data buffer
transfer
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15737483A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6333185B2 (enrdf_load_stackoverflow
Inventor
Osamu Suzuki
修 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15737483A priority Critical patent/JPS6049458A/ja
Publication of JPS6049458A publication Critical patent/JPS6049458A/ja
Publication of JPS6333185B2 publication Critical patent/JPS6333185B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP15737483A 1983-08-29 1983-08-29 デ−タバッファ制御方式 Granted JPS6049458A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15737483A JPS6049458A (ja) 1983-08-29 1983-08-29 デ−タバッファ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15737483A JPS6049458A (ja) 1983-08-29 1983-08-29 デ−タバッファ制御方式

Publications (2)

Publication Number Publication Date
JPS6049458A true JPS6049458A (ja) 1985-03-18
JPS6333185B2 JPS6333185B2 (enrdf_load_stackoverflow) 1988-07-04

Family

ID=15648256

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15737483A Granted JPS6049458A (ja) 1983-08-29 1983-08-29 デ−タバッファ制御方式

Country Status (1)

Country Link
JP (1) JPS6049458A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6325722A (ja) * 1986-07-18 1988-02-03 Matsushita Electric Ind Co Ltd Ｆｉｆｏ回路
JPS6429926A (en) * 1987-07-24 1989-01-31 Matsushita Electric Ind Co Ltd Fifo circuit
JPH01169631A (ja) * 1987-12-18 1989-07-04 Internatl Business Mach Corp <Ibm> 動的バツフア装置
JPH02163860A (ja) * 1988-12-19 1990-06-25 Nec Corp データ転送装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51112140A (en) * 1975-03-27 1976-10-04 Yokogawa Hokushin Electric Corp Buffer register
JPS56105520A (en) * 1980-01-26 1981-08-22 Agency Of Ind Science & Technol Data transfer control unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51112140A (en) * 1975-03-27 1976-10-04 Yokogawa Hokushin Electric Corp Buffer register
JPS56105520A (en) * 1980-01-26 1981-08-22 Agency Of Ind Science & Technol Data transfer control unit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6325722A (ja) * 1986-07-18 1988-02-03 Matsushita Electric Ind Co Ltd Ｆｉｆｏ回路
JPS6429926A (en) * 1987-07-24 1989-01-31 Matsushita Electric Ind Co Ltd Fifo circuit
JPH01169631A (ja) * 1987-12-18 1989-07-04 Internatl Business Mach Corp <Ibm> 動的バツフア装置
JPH02163860A (ja) * 1988-12-19 1990-06-25 Nec Corp データ転送装置

Also Published As

Publication number Publication date
JPS6333185B2 (enrdf_load_stackoverflow) 1988-07-04

Similar Documents

Publication Publication Date Title
US9032166B2 (en) Memory arbitration system and method having an arbitration packet protocol
US4258418A (en) Variable capacity data buffer system
JPS607306B2 (ja) 逐次記憶インタ−フエ−ス装置
US5623606A (en) Communication control method and apparatus for performing high speed transfer of data by controlling transfer starting times
US5594743A (en) Fifo buffer system having an error detection and correction device
JPS6049458A (ja) デ−タバッファ制御方式
US5745731A (en) Dual channel FIFO circuit with a single ported SRAM
JPH0642227B2 (ja) デ−タ転送装置
JPH0661074B2 (ja) アクセス制御装置、バスの遊休時間を最小化する方法、ｄｍａ制御装置、及びｄｍａデータ転送方法
JP2978913B2 (ja) ランダムアクセスメモリへの共用アクセスを制御する方法およびシステム
JP2837698B2 (ja) ダイレクト・メモリ・アクセス制御装置
JPH04373054A (ja) ファイル装置制御装置
JPH04169953A (ja) コンピュータシステム
JPH048037A (ja) 多相データバス送信制御回路
JPS6014435B2 (ja) 記憶装置
JP2000132498A (ja) Ｄｍａ転送制御装置
JP2533958B2 (ja) デ―タ先行セット装置
JPS622351B2 (enrdf_load_stackoverflow)
JPH0675765A (ja) 処理速度制御装置
JPH0139137B2 (enrdf_load_stackoverflow)
JPS6214866B2 (enrdf_load_stackoverflow)
JPS6252342B2 (enrdf_load_stackoverflow)
JPS6159555A (ja) 多重階層記憶装置のデ−タ転送制御方式
JPH11149447A (ja) Ｃｐｕアクセス方式
JPS6336020B2 (enrdf_load_stackoverflow)