JPS6043784A - ２重化プロセツサシステム - Google Patents

２重化プロセツサシステム

Info

Publication number
JPS6043784A
JPS6043784A JP58150370A JP15037083A JPS6043784A JP S6043784 A JPS6043784 A JP S6043784A JP 58150370 A JP58150370 A JP 58150370A JP 15037083 A JP15037083 A JP 15037083A JP S6043784 A JPS6043784 A JP S6043784A
Authority
JP
Japan
Prior art keywords
processor
register
logic
information
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58150370A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0519743B2 (cg-RX-API-DMAC7.html
Inventor
Yoshinori Yamamoto
良典 山本
Masaaki Nagao
長尾　雅明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58150370A priority Critical patent/JPS6043784A/ja
Publication of JPS6043784A publication Critical patent/JPS6043784A/ja
Publication of JPH0519743B2 publication Critical patent/JPH0519743B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
JP58150370A 1983-08-19 1983-08-19 ２重化プロセツサシステム Granted JPS6043784A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58150370A JPS6043784A (ja) 1983-08-19 1983-08-19 ２重化プロセツサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58150370A JPS6043784A (ja) 1983-08-19 1983-08-19 ２重化プロセツサシステム

Publications (2)

Publication Number Publication Date
JPS6043784A true JPS6043784A (ja) 1985-03-08
JPH0519743B2 JPH0519743B2 (cg-RX-API-DMAC7.html) 1993-03-17

Family

ID=15495506

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58150370A Granted JPS6043784A (ja) 1983-08-19 1983-08-19 ２重化プロセツサシステム

Country Status (1)

Country Link
JP (1) JPS6043784A (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01100659A (ja) * 1987-10-14 1989-04-18 Fuji Electric Co Ltd 二重化制御装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57109057A (en) * 1980-12-26 1982-07-07 Omron Tateisi Electronics Co Automatic switching system of dual-processor system
JPS5850048A (ja) * 1981-09-10 1983-03-24 Fujitsu Ltd 処理装置の誤動作検出方式

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57109057A (en) * 1980-12-26 1982-07-07 Omron Tateisi Electronics Co Automatic switching system of dual-processor system
JPS5850048A (ja) * 1981-09-10 1983-03-24 Fujitsu Ltd 処理装置の誤動作検出方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01100659A (ja) * 1987-10-14 1989-04-18 Fuji Electric Co Ltd 二重化制御装置

Also Published As

Publication number Publication date
JPH0519743B2 (cg-RX-API-DMAC7.html) 1993-03-17

Similar Documents

Publication Publication Date Title
JP2886856B2 (ja) 二重化バス接続方式
JP3988146B2 (ja) マルチノードシステム、ノード間クロスバスイッチ、ノード、スイッチプログラム及びノードプログラム
JPS59106056A (ja) フエイルセイフ式デ−タ処理システム
JPS6043784A (ja) ２重化プロセツサシステム
JPH07505972A (ja) 異なるバイト順序を有する要素間の通信を容易にする装置，システム及び方法
JPS6095663A (ja) ２重化磁気デイスク装置の自動切換装置
JPH0769882B2 (ja) クロスコール機能を有する入出力制御システム及びそのシステムにおける動的構成変更方法
JPH09146853A (ja) 二重化計算機及びその障害系復旧方法
JP2531080B2 (ja) バスアダプタ切り換え方式
JPS61243552A (ja) 周辺制御装置の切替方式
JP3396946B2 (ja) ２重化システムにおける切り替え装置
JPS638500B2 (cg-RX-API-DMAC7.html)
JP2002007220A (ja) 多重化メモリシステム
JPH0237458A (ja) 冗長バス構成のバス制御方式
JPH02216573A (ja) ２重化メモリ構成方法
JPH0440534A (ja) 予備装置切換方式
JPS61255450A (ja) 半導体記憶装置
JPH11243451A (ja) 音声応答サービス継続方式
JPH03250321A (ja) 外部記憶部のコピー処理システム
JPS61147344A (ja) 電子計算機システム
JPH0318974A (ja) ベクトル処理装置
JPS6040062B2 (ja) 浮動接続チヤネル装置
JPS59144932A (ja) 処理装置切替方式
JPH04338858A (ja) 計算機システム
JPH02171949A (ja) Ｄｍａ転送方式