JPH0519743B2 - - Google Patents

Info

Publication number
JPH0519743B2
JPH0519743B2 JP58150370A JP15037083A JPH0519743B2 JP H0519743 B2 JPH0519743 B2 JP H0519743B2 JP 58150370 A JP58150370 A JP 58150370A JP 15037083 A JP15037083 A JP 15037083A JP H0519743 B2 JPH0519743 B2 JP H0519743B2
Authority
JP
Japan
Prior art keywords
processor
information
register
active
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58150370A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6043784A (ja
Inventor
Yoshinori Yamamoto
Masaaki Nagao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58150370A priority Critical patent/JPS6043784A/ja
Publication of JPS6043784A publication Critical patent/JPS6043784A/ja
Publication of JPH0519743B2 publication Critical patent/JPH0519743B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
JP58150370A 1983-08-19 1983-08-19 ２重化プロセツサシステム Granted JPS6043784A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58150370A JPS6043784A (ja) 1983-08-19 1983-08-19 ２重化プロセツサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58150370A JPS6043784A (ja) 1983-08-19 1983-08-19 ２重化プロセツサシステム

Publications (2)

Publication Number Publication Date
JPS6043784A JPS6043784A (ja) 1985-03-08
JPH0519743B2 true JPH0519743B2 (cg-RX-API-DMAC7.html) 1993-03-17

Family

ID=15495506

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58150370A Granted JPS6043784A (ja) 1983-08-19 1983-08-19 ２重化プロセツサシステム

Country Status (1)

Country Link
JP (1) JPS6043784A (cg-RX-API-DMAC7.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0769891B2 (ja) * 1987-10-14 1995-07-31 富士電機株式会社 二重化制御装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57109057A (en) * 1980-12-26 1982-07-07 Omron Tateisi Electronics Co Automatic switching system of dual-processor system
JPS5850048A (ja) * 1981-09-10 1983-03-24 Fujitsu Ltd 処理装置の誤動作検出方式

Also Published As

Publication number Publication date
JPS6043784A (ja) 1985-03-08

Similar Documents

Publication Publication Date Title
US4941087A (en) System for bumpless changeover between active units and backup units by establishing rollback points and logging write and read operations
JPH07111713B2 (ja) 構成変更制御方式
JPH0519743B2 (cg-RX-API-DMAC7.html)
JPH06259343A (ja) 多重バス制御方式及びそれを用いたシステム
US6687852B1 (en) Ultra reliable disk memory for duplex processor platforms
JP2004070456A (ja) データバックアップ方法、データバックアップ装置、及び情報処理装置
JPH06259274A (ja) 二重系システム
JPH0238969B2 (cg-RX-API-DMAC7.html)
JPH083807B2 (ja) ２重化磁気デイスク装置の自動切換装置
KR19990028356U (ko) 통신 시스템의 회로 보드 이중화 장치
JP3085239B2 (ja) 基本処理装置の二重化方式
JPS61147344A (ja) 電子計算機システム
JP3112280B2 (ja) 計算機システム
JP2511542B2 (ja) 情報処理システム
JPS59180897A (ja) バツテリバツクアツプメモリの二重化方式
JPS638500B2 (cg-RX-API-DMAC7.html)
US6671823B1 (en) Ultra reliable disk memory for multi-processor platforms
JPH0594265A (ja) 多重書フアイルシステム
JPS61243552A (ja) 周辺制御装置の切替方式
JPS6350740B2 (cg-RX-API-DMAC7.html)
JPH09146853A (ja) 二重化計算機及びその障害系復旧方法
JPS634210B2 (cg-RX-API-DMAC7.html)
JPS6247767A (ja) プロセツサ間通信禁止方式
JPS63132358A (ja) 多重化メモリ装置
JPH03278138A (ja) ２重化制御方式