JPS603764A - プログラムの実行状態トレ−ス方式 - Google Patents

プログラムの実行状態トレ−ス方式

Info

Publication number
JPS603764A
JPS603764A JP58111413A JP11141383A JPS603764A JP S603764 A JPS603764 A JP S603764A JP 58111413 A JP58111413 A JP 58111413A JP 11141383 A JP11141383 A JP 11141383A JP S603764 A JPS603764 A JP S603764A
Authority
JP
Japan
Prior art keywords
program
address
overlay
memory address
trace
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58111413A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0318214B2 (en:Method
Inventor
Hiroshi Kadota
門田　博志
Kohei Fukuoka
福岡　浩平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58111413A priority Critical patent/JPS603764A/ja
Publication of JPS603764A publication Critical patent/JPS603764A/ja
Publication of JPH0318214B2 publication Critical patent/JPH0318214B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP58111413A 1983-06-21 1983-06-21 プログラムの実行状態トレ−ス方式 Granted JPS603764A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58111413A JPS603764A (ja) 1983-06-21 1983-06-21 プログラムの実行状態トレ−ス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58111413A JPS603764A (ja) 1983-06-21 1983-06-21 プログラムの実行状態トレ−ス方式

Publications (2)

Publication Number Publication Date
JPS603764A true JPS603764A (ja) 1985-01-10
JPH0318214B2 JPH0318214B2 (en:Method) 1991-03-12

Family

ID=14560531

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58111413A Granted JPS603764A (ja) 1983-06-21 1983-06-21 プログラムの実行状態トレ−ス方式

Country Status (1)

Country Link
JP (1) JPS603764A (en:Method)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002193564A (ja) * 2000-12-28 2002-07-10 Toshiba It & Control Systems Corp エレベータ運転制御装置
JP2005324890A (ja) * 2004-05-12 2005-11-24 Toshiba Elevator Co Ltd エレベータの運転制御装置
JP2008285335A (ja) * 2008-09-03 2008-11-27 Mitsubishi Electric Corp エレベータの制御装置及び制御方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002193564A (ja) * 2000-12-28 2002-07-10 Toshiba It & Control Systems Corp エレベータ運転制御装置
JP2005324890A (ja) * 2004-05-12 2005-11-24 Toshiba Elevator Co Ltd エレベータの運転制御装置
JP2008285335A (ja) * 2008-09-03 2008-11-27 Mitsubishi Electric Corp エレベータの制御装置及び制御方法

Also Published As

Publication number Publication date
JPH0318214B2 (en:Method) 1991-03-12

Similar Documents

Publication Publication Date Title
US4426682A (en) Fast cache flush mechanism
DE112019002389T5 (de) Architektur zur dynamischen umwandlung einer speicherkonfiguration
WO1987006369A1 (en) Method of assigning a board slot number
JPS603764A (ja) プログラムの実行状態トレ−ス方式
CN107290656A (zh) 一种集成双向crc校验功能的可扩展jtag调试结构
CN106909320A (zh) 一种多维数据扩充传输的方法、装置以及系统
JPS6259825B2 (en:Method)
JP2578182B2 (ja) デ−タ処理装置及びデ−タ処理システム
JPS59104800A (ja) 画像メモリのパリテイ・チエツク方式
JPS6349809B2 (en:Method)
JP3109816B2 (ja) アドレス生成装置
JPS61214040A (ja) メモリのパリテイ回路
JP2845746B2 (ja) マイクロプログラム制御装置
SU809206A1 (ru) Устройство дл поиска информацииВ пАМ Ти
JPS6019811B2 (ja) アドレス変換装置
JPS6010359B2 (ja) バッフア・メモリ制御方式
JPS6321276B2 (en:Method)
JPS5856129A (ja) デ−タ転送方式
JPS58166464A (ja) Ｚａｐデ−タ修正制御方式
JPS5936398A (ja) 記憶装置
JPS58179977A (ja) メモリ制御装置
JPS556679A (en) Check system of error control circuit
JPS6065334A (ja) 論理装置
JPS5812056A (ja) 診断機能を有する情報処理装置
JPS58196674A (ja) 仮想マシンシステムにおけるアドレス変換方式