JPS60157799A - メモリシステム - Google Patents

メモリシステム

Info

Publication number
JPS60157799A
JPS60157799A JP59198420A JP19842084A JPS60157799A JP S60157799 A JPS60157799 A JP S60157799A JP 59198420 A JP59198420 A JP 59198420A JP 19842084 A JP19842084 A JP 19842084A JP S60157799 A JPS60157799 A JP S60157799A
Authority
JP
Japan
Prior art keywords
array
rom
address
memory
ram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59198420A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6349319B2 (enExample
Inventor
ウイリアム　エヌ　ジヨンソン
レ　トロング　ニユーイエン
リチヤード　エル　シートス
スタンリー　エイ　ラツキー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of JPS60157799A publication Critical patent/JPS60157799A/ja
Publication of JPS6349319B2 publication Critical patent/JPS6349319B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/60—Software deployment
    • G06F8/65—Updates
    • G06F8/66—Updates of program code stored in read-only memory [ROM]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0638—Combination of memories, e.g. ROM and RAM such as to permit replacement or supplementing of words in one module by words in another module
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/328—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for runtime instruction patching
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/26—Accessing multiple arrays
    • G11C29/28—Dependent multiple arrays, e.g. multi-bit arrays
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Dram (AREA)
JP59198420A 1983-09-22 1984-09-21 メモリシステム Granted JPS60157799A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/534,927 US4982360A (en) 1983-09-22 1983-09-22 Memory subsystem
US534927 1983-09-22

Publications (2)

Publication Number Publication Date
JPS60157799A true JPS60157799A (ja) 1985-08-19
JPS6349319B2 JPS6349319B2 (enExample) 1988-10-04

Family

ID=24132109

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59198420A Granted JPS60157799A (ja) 1983-09-22 1984-09-21 メモリシステム

Country Status (5)

Country Link
US (1) US4982360A (enExample)
EP (1) EP0140752B1 (enExample)
JP (1) JPS60157799A (enExample)
CA (1) CA1221466A (enExample)
DE (1) DE3485562D1 (enExample)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0400820B1 (en) * 1989-05-31 1997-08-27 STMicroelectronics, Inc. Content addressable memory
US5317708A (en) * 1990-06-29 1994-05-31 Digital Equipment Corporation Apparatus and method for an improved content addressable memory
JPH0696599A (ja) * 1992-02-26 1994-04-08 Nec Corp 半導体集積回路
JPH06187143A (ja) * 1992-10-23 1994-07-08 Sony Corp 電子装置
US5822784A (en) * 1993-03-19 1998-10-13 Intel Corporation Mechanism supporting execute in place read only memory applications located on removable computer cards
US5546586A (en) * 1993-05-06 1996-08-13 Apple Computer, Inc. Method and apparatus for vectorizing the contents of a read only memory device without modifying underlying source code
US5481713A (en) * 1993-05-06 1996-01-02 Apple Computer, Inc. Method and apparatus for patching code residing on a read only memory device
US5550974A (en) * 1994-04-15 1996-08-27 Motorola, Inc. Testable memory array which is immune to multiple wordline assertions during scan testing
US5555510A (en) * 1994-08-02 1996-09-10 Intel Corporation Automatic computer card insertion and removal algorithm
US5796974A (en) * 1995-11-07 1998-08-18 Advanced Micro Devices, Inc. Microcode patching apparatus and method
US5950012A (en) * 1996-03-08 1999-09-07 Texas Instruments Incorporated Single chip microprocessor circuits, systems, and methods for self-loading patch micro-operation codes and patch microinstruction codes
US5829012A (en) * 1996-04-19 1998-10-27 Unisys Corporation System for programmably providing modified read signals within a ROM-based memory
GB2317972A (en) * 1996-10-07 1998-04-08 Andrew James Moir Supplementing or replacing data in a ROM
US6141740A (en) * 1997-03-03 2000-10-31 Advanced Micro Devices, Inc. Apparatus and method for microcode patching for generating a next address
US5983337A (en) * 1997-06-12 1999-11-09 Advanced Micro Devices, Inc. Apparatus and method for patching an instruction by providing a substitute instruction or instructions from an external memory responsive to detecting an opcode of the instruction
JPH1115689A (ja) * 1997-06-19 1999-01-22 Nec Corp ソフトウェアのデバッグ方法及びデバッグ・プログラムを記録した記録媒体
US6438664B1 (en) 1999-10-27 2002-08-20 Advanced Micro Devices, Inc. Microcode patch device and method for patching microcode using match registers and patch routines
JP2001184225A (ja) * 1999-12-27 2001-07-06 Toshiba Microelectronics Corp エミュレータ及びエミュレート方法
DE19964003A1 (de) * 1999-12-30 2001-07-12 Micronas Gmbh Schaltungsanordnung und Verfahren zur Erzeugung und zum Auslesen von Ersatzdaten
JP2001306316A (ja) * 2000-04-21 2001-11-02 Sharp Corp 制御回路およびそれを用いた半導体装置
US6463549B1 (en) 2000-09-28 2002-10-08 Motorola, Inc. Device and method for patching code residing on a read only memory module utilizing a random access memory for storing a set of fields, each field indicating validity of content of a group, and for receiving an address of a memory portion of the read only memory
EP1244007A3 (en) * 2001-03-21 2007-05-23 Broadcom Corporation Dynamic microcode patching
US7243206B2 (en) * 2003-04-14 2007-07-10 Arm Limited Method and apparatus for using a RAM memory block to remap ROM access requests
KR100609038B1 (ko) * 2004-05-06 2006-08-09 주식회사 하이닉스반도체 직렬 입/출력 인터페이스를 가진 멀티-포트 메모리 소자
US20060174244A1 (en) * 2005-01-31 2006-08-03 Woods Paul R System and method for modifying execution flow in firmware
KR100573334B1 (ko) * 2005-08-31 2006-04-24 주식회사 칩스앤미디어 실시간 동적 수정이 가능한 명령어 집합을 가지는 컴퓨터
US8176388B1 (en) * 2007-06-20 2012-05-08 Marvell Israel (Misl) Ltd. System and method for soft error scrubbing
US7861030B2 (en) * 2007-08-08 2010-12-28 Microchip Technology Incorporated Method and apparatus for updating data in ROM using a CAM
EP2660713B1 (en) * 2012-05-03 2015-03-04 Nxp B.V. Patch mechanism in embedded controller for memory access
US10522237B2 (en) * 2015-08-07 2019-12-31 Mentor Graphics Corporation Low power VLSI designs using circuit failure in sequential cells as low voltage check for limit of operation

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54154945A (en) * 1978-05-26 1979-12-06 Nec Corp Memory circuit

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3422402A (en) * 1965-12-29 1969-01-14 Ibm Memory systems for using storage devices containing defective bits
US3659275A (en) * 1970-06-08 1972-04-25 Cogar Corp Memory correction redundancy system
JPS5245232A (en) * 1975-10-08 1977-04-09 Hitachi Ltd Micro program modification circuit
US4028683A (en) * 1975-10-16 1977-06-07 Bell Telephone Laboratories, Incorporated Memory patching circuit with counter
US4053751A (en) * 1976-04-28 1977-10-11 Bell Telephone Laboratories, Incorporated Adaptable exerciser for a memory system
US4093985A (en) * 1976-11-05 1978-06-06 North Electric Company Memory sparing arrangement
US4479180A (en) * 1980-06-06 1984-10-23 Westinghouse Electric Corp. Digital memory system utilizing fast and slow address dependent access cycles
US4376300A (en) * 1981-01-02 1983-03-08 Intel Corporation Memory system employing mostly good memories
JPS5816350A (ja) * 1981-07-22 1983-01-31 Toshiba Corp メモリ拡張代替方式

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54154945A (en) * 1978-05-26 1979-12-06 Nec Corp Memory circuit

Also Published As

Publication number Publication date
US4982360A (en) 1991-01-01
CA1221466A (en) 1987-05-05
EP0140752B1 (en) 1992-03-11
DE3485562D1 (de) 1992-04-16
EP0140752A3 (en) 1987-11-11
JPS6349319B2 (enExample) 1988-10-04
EP0140752A2 (en) 1985-05-08

Similar Documents

Publication Publication Date Title
JPS60157799A (ja) メモリシステム
EP0555307B1 (en) A fault tolerant data storage system
US7814380B2 (en) Built-in self test (BIST) architecture having distributed interpretation and generalized command protocol
US7159141B2 (en) Repairable block redundancy scheme
US3681757A (en) System for utilizing data storage chips which contain operating and non-operating storage cells
US7301832B2 (en) Compact column redundancy CAM architecture for concurrent read and write operations in multi-segment memory arrays
US7818611B2 (en) Memory device internal parameter reliability
CN104798136A (zh) 具有用于存储配置信息的保留扇区的存储器单元阵列
JPH08203294A (ja) メモリ
JPS62266638A (ja) デイジタルデ−タを記憶するための複数個のメモリ場所の各々の機能性をテストする方法
EP0689695A1 (en) Fault tolerant memory system
CN108511029A (zh) 一种fpga中双端口sram阵列的内建自测和修复系统及其方法
US20070115736A1 (en) Semiconductor memory device having a single input terminal to select a buffer and method of testing the same
JP2003512698A (ja) 集積回路の同定方法
JP5155166B2 (ja) リコンフィギュラブル予備クラスタを備えるリコンフィギュラブル回路
US11003530B2 (en) Semiconductor apparatus
JP4381014B2 (ja) 半導体集積回路
US6438719B1 (en) Memory supervision
US7526689B1 (en) Testing address lines of a memory controller
CN118918936B (zh) 一种封装后修复电路和一种测试方法
US6490209B1 (en) Memory employing multiple enable/disable modes for redundant elements and testing method using same
JPS6019080B2 (ja) 記憶装置のチェック方法
US7196952B1 (en) Column/sector redundancy CAM fast programming scheme using regular memory core array in multi-plane flash memory device
JP3093642B2 (ja) シングルチップマイクロコンピュータおよびそのテスト方法
US20030237031A1 (en) Memory module testing/repairing method and device