JPS60137435U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS60137435U
JPS60137435U JP1984023993U JP2399384U JPS60137435U JP S60137435 U JPS60137435 U JP S60137435U JP 1984023993 U JP1984023993 U JP 1984023993U JP 2399384 U JP2399384 U JP 2399384U JP S60137435 U JPS60137435 U JP S60137435U
Authority
JP
Japan
Prior art keywords
semiconductor device
internal lead
package
semiconductor equipment
axis
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1984023993U
Other languages
English (en)
Inventor
布施 英悟
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP1984023993U priority Critical patent/JPS60137435U/ja
Publication of JPS60137435U publication Critical patent/JPS60137435U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は従来の半導体装置の174の平面図、第2図は
本考案にかかる平面図である。 図において1・・・・・・半導体装置用パッケージ、2
・・・・・・半導体装置用パッケージの内部リード、3
・・・・・・半導体チップ、4・・・・・・ボンティン
グパッド、5・・・・・・ボンディングワイヤーである

Claims (2)

    【実用新案登録請求の範囲】
  1. (1)半導体チップのポンディグパッドと半導体装置用
    パッケージの内部リードとをボンディングワイヤーで接
    続して組立られる半導体装置において、前記半導体装置
    用パッケージの内部リード長をX軸、Y軸の各辺の中心
    部分より端の方を短かくしたことを特徴とする半導体装
    置。
  2. (2)半導体装置用パッケージの内部リード長は、パッ
    ケージ中心部分でX軸、Y軸に対して、対称であること
    を特徴とする実用新案登録請求範囲第(1)項記載の半
    導体装置。
JP1984023993U 1984-02-22 1984-02-22 半導体装置 Pending JPS60137435U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984023993U JPS60137435U (ja) 1984-02-22 1984-02-22 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984023993U JPS60137435U (ja) 1984-02-22 1984-02-22 半導体装置

Publications (1)

Publication Number Publication Date
JPS60137435U true JPS60137435U (ja) 1985-09-11

Family

ID=30517734

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984023993U Pending JPS60137435U (ja) 1984-02-22 1984-02-22 半導体装置

Country Status (1)

Country Link
JP (1) JPS60137435U (ja)

Similar Documents

Publication Publication Date Title
JPS60137435U (ja) 半導体装置
JPS60141129U (ja) リ−ドレスチツプキヤリアの端子構造
JPS60163751U (ja) 半導体装置
JPS6117751U (ja) テ−プキヤリア半導体装置
JPS5999447U (ja) 半導体用パツケ−ジ
JPS59145047U (ja) 半導体装置
JPS619840U (ja) 樹脂封止型半導体装置
JPS60181051U (ja) リ−ドフレ−ムの構造
JPS609226U (ja) 半導体の実装用パツケ−ジ
JPS60153543U (ja) 半導体装置用リ−ドフレ−ム
JPS6020143U (ja) Lsiチツプ
JPS6120079U (ja) 半導体装置実装用基板
JPS609235U (ja) ボンデイングパツド
JPS6033451U (ja) 樹脂封止型半導体装置
JPS6083258U (ja) 樹脂封止型半導体装置
JPS59112954U (ja) 絶縁物封止半導体装置
JPS58111938U (ja) 半導体装置用セラミツク・パツケ−ジ
JPS5929033U (ja) 半導体装置用パツケ−ジ
JPS6081664U (ja) 集積回路パツケ−ジ
JPS6037253U (ja) 半導体装置
JPS6042744U (ja) 半導体装置
JPS585347U (ja) 樹脂封止型半導体装置
JPS60113647U (ja) 半導体装置
JPS6068656U (ja) 放熱板付半導体装置
JPS6030538U (ja) 半導体装置