JPS60136848A - デ−タ処理装置 - Google Patents

デ−タ処理装置

Info

Publication number
JPS60136848A
JPS60136848A JP24388183A JP24388183A JPS60136848A JP S60136848 A JPS60136848 A JP S60136848A JP 24388183 A JP24388183 A JP 24388183A JP 24388183 A JP24388183 A JP 24388183A JP S60136848 A JPS60136848 A JP S60136848A
Authority
JP
Japan
Prior art keywords
data
channel
memory
data transfer
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24388183A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6255182B2 (enrdf_load_stackoverflow
Inventor
Teruo Noro
野呂　輝雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP24388183A priority Critical patent/JPS60136848A/ja
Publication of JPS60136848A publication Critical patent/JPS60136848A/ja
Publication of JPS6255182B2 publication Critical patent/JPS6255182B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP24388183A 1983-12-26 1983-12-26 デ−タ処理装置 Granted JPS60136848A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24388183A JPS60136848A (ja) 1983-12-26 1983-12-26 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24388183A JPS60136848A (ja) 1983-12-26 1983-12-26 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS60136848A true JPS60136848A (ja) 1985-07-20
JPS6255182B2 JPS6255182B2 (enrdf_load_stackoverflow) 1987-11-18

Family

ID=17110366

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24388183A Granted JPS60136848A (ja) 1983-12-26 1983-12-26 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS60136848A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6451554A (en) * 1987-08-21 1989-02-27 Fujitsu Ltd Data transfer control system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6451554A (en) * 1987-08-21 1989-02-27 Fujitsu Ltd Data transfer control system

Also Published As

Publication number Publication date
JPS6255182B2 (enrdf_load_stackoverflow) 1987-11-18

Similar Documents

Publication Publication Date Title
CA1325286C (en) Method and apparatus for interfacing a system control unit for a multi-processor system with input/output units
US4860244A (en) Buffer system for input/output portion of digital data processing system
EP0009678B1 (en) Computer input/output apparatus
JPH02227766A (ja) デジタル・コンピユータのデータ転送装置
JPH0577103B2 (enrdf_load_stackoverflow)
JPS60136848A (ja) デ−タ処理装置
JPS61123970A (ja) デ−タ転送制御方式
US6775717B1 (en) Method and apparatus for reducing latency due to set up time between DMA transfers
JPS6019817B2 (ja) 頁メモリのパホ−マンスを最適化するシステム
JPS58114219A (ja) デ−タ転送制御方式
JPS63228856A (ja) 通信制御装置
JP2713204B2 (ja) 情報処理システム
JPS5922462A (ja) 通信制御方式
JP2533886B2 (ja) デ―タ転送方式
JP2803270B2 (ja) Ｓｃｓｉホストアダプタ回路
JPS63187943A (ja) 通信制御装置
JPH0378066A (ja) デバイス切断方法
JPS6261497A (ja) デ−タ伝送回路装置
SU1037235A1 (ru) Адаптер канал-канал
JP2552015B2 (ja) データ転送装置
JPS63117536A (ja) インターフェース手段
JPH042981B2 (enrdf_load_stackoverflow)
JPS60169934A (ja) 分散形表示方法
JPH02307151A (ja) プロセッサ・システム
JPS60132260A (ja) 入出力制御方法