JPH042981B2 - - Google Patents

Info

Publication number
JPH042981B2
JPH042981B2 JP5764181A JP5764181A JPH042981B2 JP H042981 B2 JPH042981 B2 JP H042981B2 JP 5764181 A JP5764181 A JP 5764181A JP 5764181 A JP5764181 A JP 5764181A JP H042981 B2 JPH042981 B2 JP H042981B2
Authority
JP
Japan
Prior art keywords
data
input
output
data transfer
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5764181A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57172438A (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP5764181A priority Critical patent/JPS57172438A/ja
Publication of JPS57172438A publication Critical patent/JPS57172438A/ja
Publication of JPH042981B2 publication Critical patent/JPH042981B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP5764181A 1981-04-16 1981-04-16 Data transfer controller Granted JPS57172438A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5764181A JPS57172438A (en) 1981-04-16 1981-04-16 Data transfer controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5764181A JPS57172438A (en) 1981-04-16 1981-04-16 Data transfer controller

Publications (2)

Publication Number Publication Date
JPS57172438A JPS57172438A (en) 1982-10-23
JPH042981B2 true JPH042981B2 (enrdf_load_stackoverflow) 1992-01-21

Family

ID=13061509

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5764181A Granted JPS57172438A (en) 1981-04-16 1981-04-16 Data transfer controller

Country Status (1)

Country Link
JP (1) JPS57172438A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0786854B2 (ja) * 1986-05-19 1995-09-20 富士通株式会社 デ ー タ 転 送 制 御 装 置
JPS63182765A (ja) * 1987-01-23 1988-07-28 Fujitsu Ltd ダイレクトメモリアクセス制御方式

Also Published As

Publication number Publication date
JPS57172438A (en) 1982-10-23

Similar Documents

Publication Publication Date Title
US4860244A (en) Buffer system for input/output portion of digital data processing system
EP0009678B1 (en) Computer input/output apparatus
US5072420A (en) FIFO control architecture and method for buffer memory access arbitration
US4047157A (en) Secondary storage facility for data processing
EP0476990B1 (en) Dynamic bus arbitration
US4999769A (en) System with plural clocks for bidirectional information exchange between DMA controller and I/O devices via DMA bus
US4245307A (en) Controller for data processing system
CA1325286C (en) Method and apparatus for interfacing a system control unit for a multi-processor system with input/output units
US5201053A (en) Dynamic polling of devices for nonsynchronous channel connection
EP0293860B1 (en) Peripheral controller and adapter interface
US5129072A (en) System for minimizing initiator processor interrupts by protocol controller in a computer bus system
US5394399A (en) Communication control system
US5007012A (en) Fly-by data transfer system
JPH042981B2 (enrdf_load_stackoverflow)
JP2803270B2 (ja) Ｓｃｓｉホストアダプタ回路
JPS5936773B2 (ja) ロ−カルバ−スト転送制御方式
JPS6250848B2 (enrdf_load_stackoverflow)
JP2679440B2 (ja) 情報処理装置
JP2752456B2 (ja) チャネル装置
JPS6161432B2 (enrdf_load_stackoverflow)
JPH04373054A (ja) ファイル装置制御装置
JPH02181250A (ja) 共通バスバースト転送調停方式
JPH0642233B2 (ja) データ転送制御方式
JPS599925B2 (ja) 優先処理方式
JPS61131154A (ja) デ−タ転送制御方式