JPS60126941A - 符号同期方式 - Google Patents
符号同期方式Info
- Publication number
- JPS60126941A JPS60126941A JP58233743A JP23374383A JPS60126941A JP S60126941 A JPS60126941 A JP S60126941A JP 58233743 A JP58233743 A JP 58233743A JP 23374383 A JP23374383 A JP 23374383A JP S60126941 A JPS60126941 A JP S60126941A
- Authority
- JP
- Japan
- Prior art keywords
- bit
- pulse
- sampling
- synchronization
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005070 sampling Methods 0.000 claims abstract description 33
- 238000000034 method Methods 0.000 claims description 14
- 230000001360 synchronised effect Effects 0.000 claims description 9
- 238000001514 detection method Methods 0.000 abstract description 3
- 230000005540 biological transmission Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 238000005562 fading Methods 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58233743A JPS60126941A (ja) | 1983-12-13 | 1983-12-13 | 符号同期方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58233743A JPS60126941A (ja) | 1983-12-13 | 1983-12-13 | 符号同期方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60126941A true JPS60126941A (ja) | 1985-07-06 |
JPH0568136B2 JPH0568136B2 (en, 2012) | 1993-09-28 |
Family
ID=16959877
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58233743A Granted JPS60126941A (ja) | 1983-12-13 | 1983-12-13 | 符号同期方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60126941A (en, 2012) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60153245A (ja) * | 1984-01-20 | 1985-08-12 | Sony Corp | ビツトリカバリ回路 |
JPH04150337A (ja) * | 1990-10-11 | 1992-05-22 | Iwatsu Electric Co Ltd | 時分割方向制御伝送方法と装置 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55128953A (en) * | 1979-03-28 | 1980-10-06 | Nippon Telegr & Teleph Corp <Ntt> | Reception distortion control method for start-stop synchronous system |
-
1983
- 1983-12-13 JP JP58233743A patent/JPS60126941A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55128953A (en) * | 1979-03-28 | 1980-10-06 | Nippon Telegr & Teleph Corp <Ntt> | Reception distortion control method for start-stop synchronous system |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60153245A (ja) * | 1984-01-20 | 1985-08-12 | Sony Corp | ビツトリカバリ回路 |
JPH04150337A (ja) * | 1990-10-11 | 1992-05-22 | Iwatsu Electric Co Ltd | 時分割方向制御伝送方法と装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0568136B2 (en, 2012) | 1993-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS62298239A (ja) | 個別選択呼出し受信機 | |
JPS60126941A (ja) | 符号同期方式 | |
US4964142A (en) | Receiver synchronization in encoder/decoder | |
US5227777A (en) | Radio paging receiver for intermittently receiving a paging signal transmitted on different phases of a clock | |
AU623710B2 (en) | Radio paging receiver | |
JP2967649B2 (ja) | 受信同期回路 | |
JPH03192855A (ja) | 同期データ受信回路 | |
JPH033432A (ja) | 選択呼出受信装置 | |
JP4032929B2 (ja) | フレーム同期方法および装置 | |
JP2679474B2 (ja) | データ同期検出方法 | |
JPH0226135A (ja) | 移動無線装置 | |
JP3006426B2 (ja) | Fm多重エンコーダ | |
JP2973725B2 (ja) | サブフレーム同期信号検出回路 | |
KR0176139B1 (ko) | 비트 동기회로 | |
JPH0279631A (ja) | フレーム同期回路 | |
JP3403501B2 (ja) | 受信データタイミング決定方法及びその回路 | |
JPH0210933A (ja) | バースト信号伝送方式 | |
JPH1028146A (ja) | 符号誤り訂正装置 | |
CN112073151A (zh) | 一种基于fpga的遥测pcm解码和帧同步方法 | |
JPH0388535A (ja) | 受信データ処理装置 | |
JPS59135561A (ja) | 回線制御信号検出,送信回路 | |
KR940025209A (ko) | 무선 호출수신기의 디코딩장치 | |
JPH0566778B2 (en, 2012) | ||
JPH08102732A (ja) | フレーム同期回路 | |
KR970031382A (ko) | 리드 솔로몬 복호기용 블럭 동기신호 생성장치(A device for generating block synchronizing signal for reel-solomon decoder) |