JPS60124139A - バッファメモリ通信方式 - Google Patents
バッファメモリ通信方式Info
- Publication number
- JPS60124139A JPS60124139A JP23181783A JP23181783A JPS60124139A JP S60124139 A JPS60124139 A JP S60124139A JP 23181783 A JP23181783 A JP 23181783A JP 23181783 A JP23181783 A JP 23181783A JP S60124139 A JPS60124139 A JP S60124139A
- Authority
- JP
- Japan
- Prior art keywords
- local processor
- bus
- buffer memory
- lpub
- main memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Small-Scale Networks (AREA)
- Exchange Systems With Centralized Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23181783A JPS60124139A (ja) | 1983-12-08 | 1983-12-08 | バッファメモリ通信方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23181783A JPS60124139A (ja) | 1983-12-08 | 1983-12-08 | バッファメモリ通信方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60124139A true JPS60124139A (ja) | 1985-07-03 |
| JPH0521376B2 JPH0521376B2 (enExample) | 1993-03-24 |
Family
ID=16929483
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP23181783A Granted JPS60124139A (ja) | 1983-12-08 | 1983-12-08 | バッファメモリ通信方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60124139A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0224187A3 (de) * | 1985-11-18 | 1989-11-15 | F.H. Papenmeier GmbH & Co. KG | Informationsabnahmesystem für eine Datenverarbeitungsanlage |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5650426A (en) * | 1979-10-02 | 1981-05-07 | Chino Works Ltd | Data transmission unit |
-
1983
- 1983-12-08 JP JP23181783A patent/JPS60124139A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5650426A (en) * | 1979-10-02 | 1981-05-07 | Chino Works Ltd | Data transmission unit |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0224187A3 (de) * | 1985-11-18 | 1989-11-15 | F.H. Papenmeier GmbH & Co. KG | Informationsabnahmesystem für eine Datenverarbeitungsanlage |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0521376B2 (enExample) | 1993-03-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0887876A (ja) | Nand形フラッシュメモリicカード | |
| JP3525070B2 (ja) | アクセス制御装置及びアクセス方法 | |
| JPS60124139A (ja) | バッファメモリ通信方式 | |
| JPS60189561A (ja) | メモリアクセス制御方式 | |
| JPS645341B2 (enExample) | ||
| JPH0240760A (ja) | 情報処理装置 | |
| WO2001067271A1 (fr) | Dispositif de traitement d'informations | |
| JPS60128543A (ja) | アドレス交換仮想記憶装置 | |
| JPS6217879Y2 (enExample) | ||
| JP3155840B2 (ja) | マイクロプロセッサ | |
| JPH01229357A (ja) | 複数プロセッサ間のデータ授受方法 | |
| JPS6143367A (ja) | レジスタ制御方式 | |
| JPS61288261A (ja) | マルチプロセツサ・システム | |
| JPS60189052A (ja) | メモリアクセス制御装置 | |
| JPH05210615A (ja) | Dma装置 | |
| JPS6075947A (ja) | メモリ制御方式 | |
| JPS59127153A (ja) | プログラム・ロ−デイング処理方式 | |
| JPH08335190A (ja) | メモリカード制御装置 | |
| JPH03257555A (ja) | ストアバッファ装置 | |
| JPH04311232A (ja) | 情報処理装置の共有メモリアクセス方式 | |
| JPH0437946A (ja) | 通信方式 | |
| JPH01260559A (ja) | マイクロコンピュータシステム | |
| JPH04248655A (ja) | 情報処理装置 | |
| JPH02123450A (ja) | 情報処理システム | |
| JPH0652516B2 (ja) | バス・インターフェース装置 |