JPS60121489A - デ−タ展開制御方式 - Google Patents

デ−タ展開制御方式

Info

Publication number
JPS60121489A
JPS60121489A JP58212017A JP21201783A JPS60121489A JP S60121489 A JPS60121489 A JP S60121489A JP 58212017 A JP58212017 A JP 58212017A JP 21201783 A JP21201783 A JP 21201783A JP S60121489 A JPS60121489 A JP S60121489A
Authority
JP
Japan
Prior art keywords
address
data
memory
character generator
sequentially
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58212017A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6365950B2 (enrdf_load_stackoverflow
Inventor
重一 秋田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58212017A priority Critical patent/JPS60121489A/ja
Publication of JPS60121489A publication Critical patent/JPS60121489A/ja
Publication of JPS6365950B2 publication Critical patent/JPS6365950B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)
  • Dot-Matrix Printers And Others (AREA)
JP58212017A 1983-11-11 1983-11-11 デ−タ展開制御方式 Granted JPS60121489A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58212017A JPS60121489A (ja) 1983-11-11 1983-11-11 デ−タ展開制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58212017A JPS60121489A (ja) 1983-11-11 1983-11-11 デ−タ展開制御方式

Publications (2)

Publication Number Publication Date
JPS60121489A true JPS60121489A (ja) 1985-06-28
JPS6365950B2 JPS6365950B2 (enrdf_load_stackoverflow) 1988-12-19

Family

ID=16615495

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58212017A Granted JPS60121489A (ja) 1983-11-11 1983-11-11 デ−タ展開制御方式

Country Status (1)

Country Link
JP (1) JPS60121489A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6365950B2 (enrdf_load_stackoverflow) 1988-12-19

Similar Documents

Publication Publication Date Title
WO1995006284B1 (en) Ata interface architecture employing state machines
KR850004673A (ko) 디지탈 콤퓨터 시스템
US3764986A (en) Magnetic tape data processing system
JPH0433029A (ja) メモリ装置とその駆動方法
JPS60121489A (ja) デ−タ展開制御方式
JP2798398B2 (ja) シリアルメモリ装置
JPS6362083A (ja) 射影デ−タ生成方式
JPH04167039A (ja) データ書き込み方式
JPS59132479A (ja) デ−タ処理回路
JPS603035A (ja) 記憶装置
JPH04291613A (ja) 活線挿抜可能な回路ユニット
JPH06251589A (ja) 連想メモリ入出力制御回路
JPS6025090A (ja) 磁気バブルメモリ装置
JPS5975338A (ja) 表示装置
JPS60105068A (ja) 局デ−タ記憶装置制御方式
JPS6242235A (ja) 仮想スタツク方式
JPS61198351A (ja) ダイレクト・メモリ・アクセス制御回路
JPS5837739A (ja) バツフアメモリ装置
JPH01169691A (ja) Ｉｃカード
JPH0628885A (ja) メモリデバイス
JPS61129692A (ja) ベクトル展開方式
JPS62180418A (ja) プリンタ印字方式
JPH01146196A (ja) リフレツシユ回路
JPS60168257A (ja) ダイレクトメモリアクセスバツフア管理方式
JPS60140589A (ja) メモリ装置