JPS60117820A - 入力回路 - Google Patents

入力回路

Info

Publication number
JPS60117820A
JPS60117820A JP58224837A JP22483783A JPS60117820A JP S60117820 A JPS60117820 A JP S60117820A JP 58224837 A JP58224837 A JP 58224837A JP 22483783 A JP22483783 A JP 22483783A JP S60117820 A JPS60117820 A JP S60117820A
Authority
JP
Japan
Prior art keywords
level
output
input
gate
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58224837A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0552688B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Tsukasa Unenai
宇根内　司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC IC Microcomputer Systems Co Ltd
Original Assignee
NEC IC Microcomputer Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC IC Microcomputer Systems Co Ltd filed Critical NEC IC Microcomputer Systems Co Ltd
Priority to JP58224837A priority Critical patent/JPS60117820A/ja
Publication of JPS60117820A publication Critical patent/JPS60117820A/ja
Publication of JPH0552688B2 publication Critical patent/JPH0552688B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018585—Coupling arrangements; Interface arrangements using field effect transistors only programmable
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0021—Modifications of threshold
    • H03K19/0027—Modifications of threshold in field effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP58224837A 1983-11-29 1983-11-29 入力回路 Granted JPS60117820A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58224837A JPS60117820A (ja) 1983-11-29 1983-11-29 入力回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58224837A JPS60117820A (ja) 1983-11-29 1983-11-29 入力回路

Publications (2)

Publication Number Publication Date
JPS60117820A true JPS60117820A (ja) 1985-06-25
JPH0552688B2 JPH0552688B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-08-06

Family

ID=16819950

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58224837A Granted JPS60117820A (ja) 1983-11-29 1983-11-29 入力回路

Country Status (1)

Country Link
JP (1) JPS60117820A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6276319A (ja) * 1985-09-27 1987-04-08 Nec Corp 半導体集積回路装置
WO1997023045A1 (en) * 1995-12-19 1997-06-26 Micron Technology, Inc. Asynchronous self-adjusting input circuit

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5385133A (en) * 1976-12-30 1978-07-27 Matsushita Electric Works Ltd General-purpose interface circuit for digital signal
JPS55141825A (en) * 1979-04-24 1980-11-06 Fujitsu Ltd Cmos output circuit
JPS5710533A (en) * 1980-06-23 1982-01-20 Nec Corp Logical circuit
JPS58137328A (ja) * 1982-02-10 1983-08-15 Nec Corp 入力回路
JPS5942646U (ja) * 1982-09-09 1984-03-19 日本電気株式会社 入力回路

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5385133A (en) * 1976-12-30 1978-07-27 Matsushita Electric Works Ltd General-purpose interface circuit for digital signal
JPS55141825A (en) * 1979-04-24 1980-11-06 Fujitsu Ltd Cmos output circuit
JPS5710533A (en) * 1980-06-23 1982-01-20 Nec Corp Logical circuit
JPS58137328A (ja) * 1982-02-10 1983-08-15 Nec Corp 入力回路
JPS5942646U (ja) * 1982-09-09 1984-03-19 日本電気株式会社 入力回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6276319A (ja) * 1985-09-27 1987-04-08 Nec Corp 半導体集積回路装置
WO1997023045A1 (en) * 1995-12-19 1997-06-26 Micron Technology, Inc. Asynchronous self-adjusting input circuit

Also Published As

Publication number Publication date
JPH0552688B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-08-06

Similar Documents

Publication Publication Date Title
US4291274A (en) Phase detector circuit using logic gates
JPH0527285B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS60117820A (ja) 入力回路
JPS5928986B2 (ja) 半導体集積回路
JPS61262827A (ja) 半導体集積回路装置
JPH0685497B2 (ja) 半導体集積回路
JPH07131323A (ja) スタンバイ電流が小さな半導体集積回路
JPH0315350B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2654275B2 (ja) 双方向バッファ
JP2563570B2 (ja) セット・リセット式フリップフロップ回路
JPH03175728A (ja) 半導体メモリ装置
JPH03179814A (ja) レベルシフト回路
JP2735268B2 (ja) Ｌｓｉの出力バッファ
JPH0233360Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3226535B2 (ja) 出力バッファ回路
JPH0237833A (ja) 出力回路
JPH0355045B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US6225828B1 (en) Decoder for saving power consumption in semiconductor device
JP2699496B2 (ja) 出力回路
JP2752778B2 (ja) 半導体集積回路
KR100329756B1 (ko) 마스크롬용센스앰프
JPH04271516A (ja) 半導体集積回路装置
JPH0554670A (ja) 入力回路
JPS59193614A (ja) シユミツトトリガ回路
JPH02135815A (ja) 高低いずれかのレベルにおいて互いに重なりのない２相の論理信号を生じる回路