JPS598009A - マイクロプロセツサ制御装置 - Google Patents
マイクロプロセツサ制御装置Info
- Publication number
- JPS598009A JPS598009A JP57117204A JP11720482A JPS598009A JP S598009 A JPS598009 A JP S598009A JP 57117204 A JP57117204 A JP 57117204A JP 11720482 A JP11720482 A JP 11720482A JP S598009 A JPS598009 A JP S598009A
- Authority
- JP
- Japan
- Prior art keywords
- microprocessor
- clock
- output
- generation circuit
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Testing Or Calibration Of Command Recording Devices (AREA)
- Control By Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57117204A JPS598009A (ja) | 1982-07-06 | 1982-07-06 | マイクロプロセツサ制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57117204A JPS598009A (ja) | 1982-07-06 | 1982-07-06 | マイクロプロセツサ制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS598009A true JPS598009A (ja) | 1984-01-17 |
| JPH0312723B2 JPH0312723B2 (cs) | 1991-02-20 |
Family
ID=14705959
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57117204A Granted JPS598009A (ja) | 1982-07-06 | 1982-07-06 | マイクロプロセツサ制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS598009A (cs) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6231403A (ja) * | 1985-07-31 | 1987-02-10 | Noritsu Co Ltd | 制御装置 |
| JPS6284834U (cs) * | 1985-11-18 | 1987-05-30 | ||
| EP1363250A1 (en) | 2002-04-30 | 2003-11-19 | International Currency Technologies Corporation | Magnetic verification system for bill acceptor |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5531400U (cs) * | 1978-08-22 | 1980-02-29 |
-
1982
- 1982-07-06 JP JP57117204A patent/JPS598009A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5531400U (cs) * | 1978-08-22 | 1980-02-29 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6231403A (ja) * | 1985-07-31 | 1987-02-10 | Noritsu Co Ltd | 制御装置 |
| JPS6284834U (cs) * | 1985-11-18 | 1987-05-30 | ||
| EP1363250A1 (en) | 2002-04-30 | 2003-11-19 | International Currency Technologies Corporation | Magnetic verification system for bill acceptor |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0312723B2 (cs) | 1991-02-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0292012A (ja) | パルス発生回路 | |
| JPS598009A (ja) | マイクロプロセツサ制御装置 | |
| US5381451A (en) | Trigger signal generating circuit with extraneous pulse prevention during accelerated pulse counting | |
| US4558457A (en) | Counter circuit having improved output response | |
| US4801875A (en) | Integrated circuit with frequency dividing test function | |
| JPS63250743A (ja) | テストモ−ド設定方式 | |
| JPS63209211A (ja) | 搬送波発生装置 | |
| JPH01170874A (ja) | 半導体集積回路装置のテストモード設定回路 | |
| JPS5444480A (en) | Package for integrated circuit | |
| JPS59104820A (ja) | フリツプフロツプ回路 | |
| JP2599759B2 (ja) | フリップフロップテスト方式 | |
| JPH04264290A (ja) | クロック回路 | |
| KR910008415B1 (ko) | 센트로닉스 호환 병렬 접속시 응답 및 비지신호 발생회로 | |
| JPS6358287A (ja) | 時間計測回路 | |
| JPS5979629A (ja) | モノマルチ回路 | |
| JPH02205940A (ja) | ウオッチドッグタイマ装置 | |
| SU905994A1 (ru) | Формирователь импульсов | |
| JPS59103159A (ja) | Cpuの暴走防止回路 | |
| JPH0495785A (ja) | 半導体集積回路装置 | |
| JPS6222432B2 (cs) | ||
| JPH0445691A (ja) | Dtmfレシーバ | |
| JPS62170068A (ja) | フレキシブルデイスクドライブ装置 | |
| JPH0437307A (ja) | ノイズ除去装置 | |
| JPS6359017A (ja) | パルス発生回路 | |
| JPH02310483A (ja) | Lsiのテストモード設定方式 |